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Because of technological advancement, transistor dimensions are approaching 
the length scale of the electron Fermi wavelength, on the order of only nanometers. In 
this regime, quantum mechanical phenomena will dominate electron transport. Using 
InAs single quantum wells, we have fabricated Y-shaped electron waveguides whose 
lengths are smaller than the elastic mean free path. Electron transport in these 
waveguides is ballistic, a quantum mechanical phenomenon. Coupled to the electron 
waveguide are two gates used to coherently steer the electron wave. We demonstrate 
for the first time that gating modifies the electron’s wave function, by changing its 
geometrical resonance in the waveguide. Evidence of this alteration is the observation 
of anti-correlated, oscillatory transconductances. Our data provides direct evidence of 
wavefunction steering in a transistor structure and has applications in high-speed, 
low-power electronics.  
  
Quantum computing, if realized, will have a significant impact in computer 
security. The development of quantum computers has been hindered by challenges in 
producing the basic building block, the qubit. Qubit approaches using semiconductors 
promise upscalability and can take the form of a single electron transistor. We have 
designed, fabricated, and characterized single electron transistors in InAs, and 
separately in silicon, for the application of quantum computing. 
With the InAs single electron transistor, we have demonstrated one-electron 
quantum dots using a single-top-gate transistor configuration on a composite quantum 
well. Electrical transport data indicates a 15meV charging energy and a 20meV 
orbital energy spacing, which implies a quantum dot of 20nm in diameter. InAs is 
attractive due to its large electron Landé g-factor.  
With the silicon-based single electron transistor, we have demonstrated a 
structure that is similar to conventional silicon-based metal-oxide-semiconductor field 
effect transistors. The substrate is undoped and becomes insulating at low 
temperatures. There are two layers of gates that when properly biased define the 
single electron transistor potential profile. The measured stability chart at 4.2K 
indicates a charging energy of 18meV. Our silicon-based single electron transistor is 
promising, because spin coherence times in silicon are orders of magnitude longer 
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Chapter 1: Introduction 
1.1 Motivation 
 
Downscaling metal-oxide-semiconductor field-effect-transistors (MOSFETs) can 
enhance the performance of integrated circuits and increase the circuit complexity. 
However, this approach faces unprecedented challenges. Immediate problems include 
excess heat dissipation and short channel effects. As a result, there has been interest in 
alternative approaches to MOSFETs such as molecular transistors, or carbon nanotubes. 
However, as emerging technologies, these proposals must still overcome many 
significant difficulties before they can realistically be implemented.  
On the other hand, as a MOSFET becomes nanometers in size, electron transport 
is dominated by quantum phenomena. These quantum phenomena include tunneling, size 
quantization, phase coherence, and ballistic transport. Because modern fabrication 
technology exists to make artificially patterned semiconductor nanostructures, we take on 
the task of studying devices whose dimensions are small enough that quantum effects 
dominate their electronic behavior. We exploit quantum mechanics for transistor 
applications, because quantum wavelike phenomena are known to respond fast and 
consume little power. The Y-branch switch (YBS) is one such proposed device. In the 
YBS, a lateral electric field perpendicular to the direction of electric current in the source 
waveguide steers the injected electron wave into two drains simultaneously. The YBS 
offers several advantages, including THz speed switching and switching voltage 40-80 
times lower then today’s conventional electronics. The Y-branch switch will be discussed 




In view of the limits in the von Neumann computer architecture, quantum 
computing has attracted significant attention. Algorithms using quantum computers are 
proven to be much more efficient in factoring large numbers and sorting large lists. 
Various approaches for a quantum computer have been proposed and investigated. 
Semiconductor-based single electron transistors are researched as a possible building 
block for solid state quantum computing, because it is expected that they can be up-
scaled into a fully functional quantum computer more easily than other proposals. 
In a single electron transistor, electrons are confined on an island, and the number 
of electrons is controlled by a capacitively coupled gate. This gate can force the addition 
or subtraction of individual electrons from the island. Isolation of only one electron on 
the island of a single electron transistor is the first milestone in producing a 
semiconductor spin-based qubit. In chapters 4 and 5, we report two such single electron 
transistors, from concept to physical realization, and provide their measurement 
characteristics with analysis. 
 
1.2 Organization of Thesis 
 
Chapter 2 will introduce the basic physics pertaining to low-dimensional quantum 
phenomena. Chapter 3 focuses on transport in a one-dimensional electron waveguide 
known as the Y-branch switch. Chapters 4 and 5 will discuss single electron transistors 







Chapter 2: Low-Dimensional Physics 
 
The primary purpose of this chapter is to introduce the basic mechanisms of 
quantum transport in semiconductor low-dimensional devices. For a basic treatment of 
solid state physics and device physics, please refer to the popular textbooks by Kittel,1 
Aschroft and Mermin,2 and Sze.3 For a comprehensive review of two-dimensional (2D) 
and one-dimensional (1D) transport, see, Ando, Fowler, and Stern4 as well as the texts by 
Y. Imry5 and S. Datta.6 The zero-dimensional (0D) transport section follows the reviews 
of Kouvwenhoven,7,8 Ono9 and Hadley.10  
 
2.1 Two-Dimensional Electron Systems 
Consider first free electrons traveling in three-dimensional space. When the 
physical movement becomes confined in one direction, the system is analogous to the 
“particle in a box” problem in quantum mechanics. Such physical confinement of the 
electrons causes the electron’s kinetic energy in the direction of confinement to be 
quantized into discrete states. These discrete energy levels are also called the transverse 
modes. As the confinement dimension is reduced, the quantization energies and their 
spacing are increased. Such energy quantization becomes significant if the length scale of 
confinement is on the same order as the electron Fermi wavelength. When only the 
lowest energy subbands are occupied, the electrons display many properties that can be 
best understood by a strictly two-dimensional electron gas (2DEG) model, despite a small 




One example of 2DEG is the metal-oxide-semiconductor (MOS) capacitor 
system. In the MOS sample system, the electrons (or holes) confined at the Si/SiO2 
interface fill the lowest 2D subbands. (See Figure 2.1) The two-dimensional density of 
states can be verified by photoluminescence,11 or by the quantum hall effect (QHE).4 
Note that photoluminescence characterization is only applied in direct-bandgap 
semiconductors, thus not useful for silicon. 
 
2.2 One-Dimensional Systems 
 
 In semiconductors, once a two-dimensional system is formed we can create tight 
confinement in an additional dimension, using either electrostatic gating or etching 
techniques.12 Verification of the 1D density of states can be performed by using 
photoluminescence techniques13 or by transport. 
One specific case of 1D quantum wire is the quantum point contact14 (QPC). A 
quantum point contact is a narrow constriction of a two-dimensional electron gas. 
Typically the constriction is formed by electrostatically depleting the two-dimensional 
carriers. Figure 2.2 shows a schematic representation of a QPC structure that uses 
electrostatic gating to define a 1D quantum wire. When the length dimension of the QPC 
is shorter than the elastic mean free path, and the width is on the order of the Fermi 
wavelength, electrons will traverse from source to drain without scattering. This 
unscattered, phase coherent transport is referred to as “ballistic.” The resulting 
conductance through the QPC is quantized,15 and any addition (or subtraction) of 1D 




becomes a direct measure of the number of populated 1D subbands. Observing the 
quantized conductance verifies the presence of ballistic transport. 
The quantized conductance of a QPC can be derived as follows. The current 
through a quantum point contact can be written as  
Fnevj = ,    (2.1) 
where n is the electron concentration, e is the elementary unit of charge and νF is the 
Fermi velocity. This expression can be rewritten as 





δε= ,   (2.2) 






, appliedqV=δε  (the bias applied across the 
QPC), ħ=h/2π where h is Plank’s constant, kF is the Fermi wavevector, and m
* is the 
electron effective mass. Inserting the DOS and appliedeV=δε  the expression becomes: 
     e
h
e
Vj applied=  , that is, 









==  ,   (2.3) 
where GQPC is the conductance of the QPC. Finally, we multiply the conductance by 2 to 
account for spin degeneracy in the system. As more subbands are introduced the 1D wire 






= ,    (2.4) 
where n is the total number of occupied subbands in the QPC. As the number of one-




called the quantum staircase. A schematic of the quantum staircase is shown in Figure 
2.3. 
 
2.3 Zero-Dimensional Electron Systems 
 
A zero-dimensional system or quantum dot (QD) can be defined as a small region 
of semiconductor where the confinement length in all three directions is on the order of 
the Fermi wavelength. The easiest way to understand the semiconductor QD system is to 
again adopt the “particle in a box” picture. The quantized energy levels in the QD are 
commonly referred to as 0D states. Zero-dimensional confinement in QDs has been 
verified by photoluminescence16 as well as through magnetotransport using a device 
known as a single electron transistor (SET). 
 The SET structure is similar to a conventional field-effect transistor, but now the 
conducting path under the gate is broken by two tunneling barriers into three sections 
known as the “source,” the “island,” and the “drain.”17 (Figure 2.4) Transport through the 
SET is governed primarily by a classical phenomenon called Coulomb blockade. 
Coulomb blockade occurs because charges on the island repel each other through 
Coulomb force. The addition of a single charge to the island, referred to as the charging 
energy EC, requires energy of e
2
/2CΣ where CΣ is the total capacitance of the island to the 
outside world and e is the fundamental unit of charge. If the potential difference between 
the gate and electron gas is VG, the electrostatic energy of the total charge on the island is 
given by  
Σ+−= CeeVE GIsland 2/




The first term is the attractive interaction between the positively charged gate electrode 
and the charge on the isolated island. The second term is the repulsive Coulomb 
interaction of all the charges on the island to each other. When sweeping the gate voltage, 
current will only flow at the certain discrete values that cause the Fermi level and 
quantized electron energy levels to be aligned. The transfer relation, that is, the drain 
current versus the gate voltage under a constant drain bias, shows a sequence of peaks, 
reflecting the Coulomb blockade phenomenon. Figure 2.5 shows a schematic of the SET 
transfer relation as a function of applied gate voltage. 
Under the condition that the thermal energy of the system, kBT, is smaller then the 
0D energy level spacing of the system, we can use transport through the SET to probe the 
discrete energy levels of the QD. Because the energy levels in the QD are size quantized, 
to add an additional electron, the electron must overcome ∆E and EC where ∆E is the 0D 
energy level spacing. Figure 2.6 shows the energy band diagram of a SET with quantized 
0D energy levels. In the approximation that every electron on the island is repelled 
equally by every other electron regardless of energy state, the total ground state potential 













  (2.6) 
where N is the number of electrons on the island at an applied gate voltage VG, No is the 
initial number of electrons on the island with no applied gate voltage, and ΣEN is the sum 
of the occupied energy states of the quantum dot. CGVG is determined by the gate voltage 
applied to the dot over the gate capacitance. The electrochemical potential of the dot is 
given by 




Combining equations 2.4 and 2.5, a solution for the electrochemical potential of the dot 
can be rewritten as 
        NGCOdot ECCeENN +−−−= Σ )/()2/1(µ    (2.8) 
The energy necessary to add a single electron to the quantum dot, known as the addition 
energy EA, can be solved using the electrochemical potential of the dot by finding the 
difference of the electrochemical potentials at the N and N+1 state. 
)()1()( NNNE dotdotA µµµ −+=∆=     (2.9) 
NNCA EEEE −+= +1  
           ECeEA ∆+= Σ/
2     (2.10) 
In this case the addition of an electron to the island becomes the sum of the charging 
energy and the energy difference between two discrete states ∆E.  
Application of a sweeping dc bias to the SET drain while stepping the gate 
voltage produces a transfer relation called a stability chart or “diamond chart.” (Figure 
2.7) The stability chart can be used to characterize the SET tunneling barrier capacitances 
as well as the size of the quantum dot by the “Orthodox Theory.”18 Using this approach, 
the height (e/CΣ), the width (e/Cgate), and the slopes defining the diamond (Cgate/Cdrain and 
-Cgate/Csource) uniquely determine the SET addition energy. By finding these capacitances, 
we can model the dot as a disc of radius r and solve for the radius using 
  CΣ = 8εr,    (2.11) 
where ε is the semiconductor dielectric constant. Using the radius of the dot the 0D 
energy level spacing can be estimated. In Figure 2.7 the diamonds labeled by a single 
number represent the Coulomb blockaded regions, while the diamonds labeled with two 




When the semiconductor island is small enough and becomes quasi-zero-
dimensional, it is possible to operate the SET in a regime where there is only one electron 
confined in the QD. The one-electron regime is necessary in order to use the electron 




















































Figure 2.1: Schematic of MOS energy band bending illustrating the formation of two-
dimensional electrons (2DEG) confined in the z-direction at the Si/SiO2 interface. In 
MOS, the electrons or holes confined at the Si/SiO2 interface reside in quantized two-








































Figure 2.2: Structural schematic of a quantum point contact where 2D carriers are 

























































Figure 2.3: Schematic of the conductance through a quantum point contact. Typically in a 
QPC the number of occupied 1D subbands is tuned by applying bias to the electrostatic 
gates that form the 1D constriction. As the gate voltage is swept, a series of plateaus 



































Figure 2.4: (Top) A schematic of the single electron transistor (SET) structure. A small 
area of semiconductor is isolated from its surroundings by two tunneling barriers. A gate 
is capacitively coupled to the island with the intention of modifying the island’s 
electrochemical potential. (Bottom) Energy band diagram of the SET showing the 
Coulomb blockade energy that must be overcome to add an additional electron to the 
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Figure 2.5: Schematic representation of Coulomb blockade oscillations. Conductance 


























































Figure 2.6: Energy band diagram of a single electron transistor during different operating 
points. (a) Without the proper gate voltage, electron tunneling is blocked by Coulomb 
Blockade. (b) Applying enough gate voltage to overcome the addition energy EA will 
align the Fermi energy with the next unpopulated state in the single electron transistor, 
allowing tunneling onto the quantum dot. Under a small applied bias, electrons can tunnel 















































Figure 2.7: A schematic representation of the SET stability chart. The diamonds in the 
stability chart labeled with single numbers represent regions where the number of 
electrons trapped on the SET island is stable. Diamonds labeled with two numbers are 
bias conditions where electrons are tunneling through the SET. By electrostatically 







Chapter 3: InAs Y-Branch Switch 
 
Quantum coherent devices exploit the electron’s wavelike properties by 
incorporating the electron wave mechanics into the device operating principle. It has been 
speculated that quantum coherent devices may provide low power operation as well as 
faster response time than classical metal-oxide-semiconductor field-effect transistors 
(MOSFETs).19 There have been various proposals of quantum coherent devices, such as 
the Aharonov-Bohm (AB) interferometer,20 quantum ratchet rectifier,21 resonant 
tunneling diode,22 spin-FET,23 and Y-branch switch.27 All of the aforementioned devices 
take advantage of the wavelike nature of electrons. For example, the quantum ratchet24 is 
a small asymmetric cavity patterned in high-mobility 2DEG. As coherent electrons 
propagate through the ratchet, the asymmetry in the geometrical shape of the cavity 
causes the transmission of electrons to be asymmetric as well. In quantum ratchets, the 
rectification of an ac current has been observed.21 Another device whose operating 
principle relies on electron phase coherence is the AB interferometer.25 An AB 
interferometer is a small ring that displays constructive and destructive interference 
patterns in its conductance. We have previously studied the AB rings26 using one-
dimensional (1D) quantum wires in InAs quantum wells. In the following chapter I will 








3.1 InAs Y-Branch Switch Introduction 
The original proposal of the Y-branch switch (also commonly referred to as Y-
channel transistor, or YBS)27 came from an electron wave analogy to the fiber optic 
coupler. The semiconductor version of YBS has a narrow electron waveguide patterned 
into a “Y” configuration with one source and two drain terminals. (See Figure 3.1) When 
patterned with a symmetric Y geometry, an electron wave packet traveling from the 
source to drains will flow into both drains with equal quantity, as illustrated in 3.1 (a)-(c). 
When a lateral electric field is applied perpendicular to the direction of electric current in 
the source, the YBS steers the injected electron wave packet in the direction opposite to 
the electric field, altering the conductance to the two drains simultaneously. (Figure 3.1 
(d)) Thus, the YBS behaves like a quantum mechanical version of the classical 
differential pair amplifier formed by two conventional transistors. The YBS has been 
theoretically modeled by using the beam propagation method.28 Figure 3.2 shows the 
simulated wave packet propagation, taken from the paper by Palm and Thylen.27 
In theory, YBS offers several advantages as a fast switch. Based on the following 
estimation, we anticipate that the YBS should be able to operate in the THz regime. 
Assuming a Y-splitting region of 100nm, an electron wave packet with a Fermi velocity 
νF of 1×10
7 cm/sec should traverse the switching region with a transit time of tτ =1ps and 
a theoretical device operation frequency of f = (1/ tτ ) = 1THz. Another interesting feature 
of the YBS occurs for the case of single mode occupation, where theoretically the 
switching can be accomplished by a voltage of the order of )/( teτh  = 0.6579mV for 
tτ =1ps.
29 The switching voltage applied to the gate of a YBS can in principle be smaller 




kBT/e needed for the current MOSFETs.
30 Here kB is the Boltzmann constant and T is the 
absolute temperature. Switching at low voltages would allow such devices to operate 
with less noise and consume less power than conventional electronics, though at the 
expense of speed.31 
Prior to the research in this thesis, the experimental results on YBS’s and other 
similar devices reported had yet to demonstrate the proposed quantum switching. In 
almost all of the efforts, such as those in T-branch,32 Y-junction,33,34,35 and ballistic 
rectifiers,21 ,36 the electrical characterizations were carried out at a source-drain bias 
significantly larger than kBT/e. As a result, the transport mechanism of these devices 
deviates too much from the (near) equilibrium condition, which is necessary to maintain 
long phase coherence length. Therefore, coherent transport plays no significant role in the 
characteristics of devices reported so far. In fact, a recent Monte Carlo simulation on the 
above-mentioned devices further indicates37 that all of the reported main features can be 
described classically without involving ballistic (and coherent) transport. 
This chapter describes the first experimental demonstration of a YBS operated in 
the quantum regime. The YBS is produced using InAs electron waveguides. All transport 
characteristics reported here are acquired with an excitation voltage less than the thermal 
energy in order to keep the system near equilibrium. The characteristics of our YBS’s 
show significant deviation from classical transport features.  
 
3.2 InAs Single Quantum Well 
The practical difficulty in realizing a YBS has been in fabricating nanometer-




waveguide. Most research has been performed using the mature GaAs/AlxGa1-xAs 
heterostructure system. But the edge depletion width at the GaAs/AlxGa1-xAs sidewall is 
not controllable, resulting in a conducting wire that has built-in randomness in the 
transverse length dimension. We have overcome this problem by using InAs. Two-
dimensional electron gas (2DEG) in InAs quantum wells can have a long mean free path, 
le,
38 and thus long coherence length. Furthermore, the InAs/AlSb system has a number of 
properties that are advantageous for nanofabrication and for studying low-dimensional 
physics. First, it is possible for the surface Fermi level pinning position in InAs to be 
above its conduction band minimum, allowing for the physical width of InAs conducting 
wires to be only nanometers with no edge depletion.39,40,41 This allows us to overcome the 
main practical difficulty in fabricating a YBS that plagued previous research efforts. A 
second consequence of having the Fermi level pinned above the conduction band 
minimum of InAs is that the formation of ohmic contacts to the 2DEG is much simpler 
than in GaAs, where metal contacts have to be deposited and annealed to form spiked 
alloy domains which contact the 2DEG. With InAs we simply deposit metal directly on 
the InAs surface, forming non-alloyed ohmic contact with the electrons in the quantum 
well. Lastly, the small InAs electron effective mass (0.023 m0) leads to large size 
quantization.  
Our transistors are built on InAs single quantum wells grown by molecular beam 
epitaxy. Grown on GaAs substrates, a typical structure has a 2 µm undoped AlSb buffer, 
GaSb/AlSb smoothing superlattice, a 100nm AlSb bottom barrier, and a 17nm InAs 
quantum well (QW). The structure is shown in Figure 3.3 (a). Figure 3.3 (b) shows a 




alignment. Magnetotransport studies were used first to calibrate the 2D electron 
concentration (n2D) and mobility (µ2D) of the as-grown sample. Quantum Hall plateaus 
and Shubnikov de Haas oscillations, signatures of a high-quality 2D electron system, are 
clearly observed on photo-lithographically patterned Hall bars.  
We obtained two-dimensional electron concentrations (n2D) of 3.09×10
12 cm-2, 
2.08×1012 cm-2 and 1.08×1012 cm-2, and two dimensional electron mobility’s (µ2D) of 
1.06×104 cm2/V-s, 1.67×104 cm2/V-s and 1.54×104 cm2/V-s, at 300K, 77K and 4.2K, 
respectively. The corresponding Fermi wavelength, Fermi energy, and mean free path 
length were calculated to be 14nm, 140meV, and 307nm at 300K, 17nm, 114meV, and 
397nm at 77K, and 24nm, 85meV, and 264nm at 4.2K, respectively. These values can be 
found in Table 3.1. 
 
3.3 InAs Fabrication 
Fabrication of quantum wires in the bare InAs quantum well system is performed 
using standard electron beam lithography (EBL) and wet etching techniques. See 
Appendix A for the exact process details. Figure 3.4 illustrates the process steps 
necessary for formation of nanoscale features using this process. Using EBL, small thin 
wires are drawn into electron-beam sensitive resist and developed to produce a mask for 
wet etching. Wet etching removes the quantum well so that different regions (terminals) 
can be electrically insulated from each other.  
For this work it is important to create “smooth” wires to reduce backscattering 
and improve ballistic transport. Here, the smoothness is referring to the lack of potential 




molecular-weight electron beam resist that we call PMMA 120k T1, in combination with 
wet etching. The PMMA T1 mixture is made by dissolving a dry powder form of 
120kg/mol PMMA in the solvent Toluene to 1% concentration. The mixture was then 
filtered for particulates by using a Teflon filter attached to a glass syringe, both of which 
are insoluble in Toluene. The filtered mixture was transferred into clean glassware for 
storage. Toluene was selected because it has a lower surface tension then other typically 
used solvents, such as Anisole or Chlorobenzene, so when spin-coated with a comparable 
spin-rate, it produces a thinner layer. The T1 used for this experiment was measured by 
alpha step to be 20nm thick when spun at 5kRPM for 45 seconds. We chose a lower 
molecular weight PMMA to reduce the roughness of the EBL defined features. Reducing 
the size of the polymer strands reduces the roughness of the EBL features transferred into 
the InAs at the exposure boundary. Reducing the roughness of the electron waveguide 
reduces backscattering and increases transmission in the lithographically defined lines.  
Wet etching, rather than dry reactive ion etching (RIE), is chosen because using 
RIE to transfer the EBL features into the semiconductor produces damage, creating 
potential fluctuations near the edge of the defined wire. One difficulty with wet etching e-
beam defined lines is that isotropic etching will also take place at the resist boundaries, 
undercutting the resist and increasing the feature width. The wet etch rate and lateral etch 
rate can vary from wafer to wafer, so for our specific wafer, these rates were precisely 
determined by a series of wet etch trial runs. The EBL patterns were then modified to 
account for this undercut which typically would increase the line-width from 70nm to 
roughly 250nm. In this work we define the nonconductive regions using EBL and wet 




conducting channel-widths were increased to allow for undercutting. Figure 3.9 shows an 
atomic force microscope (AFM) scan of a wet etched quantum point contact, a device 
that will be discussed in section 3.5. This scan shows clearly a thin wire surrounded by a 
slightly less deep side band. The thin wire is the original EBL-defined-feature and 
sideband is where the subsequent undercutting took place. In all the red regions, the QW 
has been completely removed, creating an insulating barrier. To produce this ~150nm 
channel, a channel width of roughly 400nm was programmed to account for undercutting.  
In most cases, substrates are chosen to have a low background doping 
concentration, such that the carriers in the substrate freeze out at low temperatures, but 
conduct at room temperature. Higher purity substrates are only necessary for the substrate 
to be insulating at room temperature. The original purpose of the InAs QW wafer used 
for these experiments was to demonstrate ballistic transport at room temperature, so the 
substrate was chosen to be insulating even at room temperature. But the high resistivity 
substrate presented a problem during e-beam lithography. A good ground loop must be 
maintained during EBL. If this loop is not properly maintained, electrons can build up a 
charge density at the surface, causing the features to be overexposed. When performing 
EBL on high-resistivity samples, one practice is to use a thermally evaporated Al layer on 
top of the resist to form a conductive path to ground.42 In addition, when e-beam writing 
on high-resistivity or non-conductive substrates, we hand-solder two indium points 
directly to the quantum well at the corner of the sample. The resistivity between the two 
points can be measured using a multimeter to verify whether the indium has successfully 
created a low resistance path to the quantum well. Typical two terminal measurements 




the first resist coating, otherwise the resist is heated by the soldering process creating 
unpredictable lithographic results. When the e-beam writing is performed, the spring 
which holds the sample onto the sample holder is positioned to be in direct contact with 
one of the indium bumps, and the resistivity between the sample holder and the other 
indium bump are again measured to verify that the contact resistance between the spring 
and indium bump is minimized.  
The final critical issue in successfully patterning this InAs QW wafer is to 
minimize the exposure of the AlSb layer to room air. Once the AlSb is exposed to the 
oxygen, the aluminum begins to oxidize. When the Al oxidizes it expands in volume and 
the increased volume creates stress in the QW nearby. Over time, Al oxidization will 
create cracks in the QW, destroying small, lithographically defined features. This leads to 
a finite device lifetime, which can only be prolonged through oxygen-free storage. One 
way to reduce exposure to room air is to leave a coating of resist on the surface, 
physically blocking oxygen. Also the sample was always stored whenever possible in a 
dry nitrogen environment where no oxygen exists to accelerate the damage. During 
fabrication, caution was taken to reduce exposure to room air for prolonged periods even 
though resist covered the majority of the surface during most processing steps. 
 
3.4 InAs Cross Junction 
 
To fabricate a YBS, two basic requirements must be independently verified. The 
semiconductor system in which the YBS is fabricated must have an electron mean free 
path that is long relative to the junction length of the YBS drain-coupling region. Also, 




junction, it must be proved that a capacitively coupled gate can function without leakage. 
First, to measure the elastic mean free path we have used standard Hall effect 
longitudinal magnetoresistance measurements. To further verify ballistic transport on 
short length scales, we used EBL and wet etching to fabricate nanometer scale cross 
junctions for a type of ballistic transport measurement known as bend resistance 
measurements.43  
Unlike quantum point contacts, bend resistance measurements use magnetic field 
rather than external gating to verify ballistic transport. Figures 3.5, 3.6, and 3.7 display 
the fabricated cross junctions via optical microscopy and atomic force microscopy, 
respectively. The dark blue region in 3.5 and dark red regions in 3.6 and 3.7 are 
nonconductive and have been etched off using selective wet etching. The light blue 
regions in 3.5 and yellow regions in 3.6 and 3.7 are where QW remains and electron 
transport takes place. 
Figure 3.8 (a) shows a cross junction of the type used for bend resistance 
measurements. If the mean free path of the electrons is short compared to the junction 
length (not ballistic), electrons would be injected from the source, scatter in the junction, 
losing kinetic energy, and then be driven by the applied bias into the drain lead. In this 
case the voltage difference read from the two terminals opposite to the source and drain 
ought to be 0V. However when electrons have a mean free path with length larger than 
the junction length, there is a nonzero probability that they traverse the cross junction 
without scattering. This is referred to as ballistic transport. Since no scattering event 
occurs in the junction, this event is also phase coherent, that is, the phase of the electron 




ballistically will build up in the opposite terminal before eventually energy relaxing with 
the local Fermi electrons. This ballistic transport process produces a steady state solution 
where the voltage reading between that opposite terminal and common will become 
negative. When a perpendicular magnetic field is applied during transport, the ballistic 
electron’s trajectory can be magnetically focused away from the opposite terminal, 
restoring the negative voltage back to zero. This phenomenon is referred to as “negative 
bend resistance.”44 Figure 3.8 (b) shows a simulation of magnetic field on ballistic 
electrons using the “semiclassical” billiard ball approach. 
Using a lock-in amplifier, a 1µA ac current is applied to two adjacent terminals of 
the cross junction. (Figures 3.8 and 3.9) The 1µA current is generated by applying 1Vac 
from the output of the lock-in amplifier across a 1MΩ resistor in series with the device 
source and drain. Since the 1MΩ resistor is several orders of magnitude larger than the 
device resistance, the 1MΩ resistor and the ac voltage source behave effectively like an 
ac current source. Using a phase lock loop, the lock-in amplifier’s differential input reads 
the voltage difference from the opposite two terminals of the cross junction, measuring 
whether or not a negative voltage develops. 
At 77K, kBT = 6.63mV, and the ac voltage applied to the device must be less than 
kBT to meet the criteria for quantum coherent transport. Since the resistance of the cross 
junction is several orders of magnitude smaller than the 1MΩ resistor and the two are in 
series, the majority of the 1Vac voltage drop is over the 1MΩ resistor, maintaining a 
voltage drop of less than 6.63mV over the device. Therefore the cross junction is still 




device would result in a voltage drop of 1mV, well below the criteria for quantum 
coherent transport at 77K.  
Since the InAs QW is sensitive to electrostatic shock, it is very important that the 
constant current source from the lock-in is connected to the device while the current is 
turned off. The current is to be ramped up from 0 to 1µA, and back to zero, manually, 
thus eliminating the risk of any static buildup during connection. Before this precaution 
was taken, static charge buildup was found to permanently damage devices. Once 
damaged, a previously working device never produced negative differential resistance 
again. 
Devices were characterized at room temperature and 77K, and at both 
temperatures, the 300nm cross junctions displayed negative voltage. The negative signal 
could be destroyed by magnetic focusing in a perpendicular magnetic field, confirming 
ballistic transport in our cross junctions.45 Since the device is symmetric, it is expected 
that a symmetric measurement configuration (as shown in Figure 3.9) where the 
measurement is identical but rotated 90 degrees to be on different terminals of the cross 
junction, e.g., I(11,10)V(8,13) and I(10,8)V(13,11), should also produce a negative 
signal. The two numbers in the parentheses depict the current and voltage polarities. For 
example, in I(10,8), pin10=I+, and pin8=I−; in V(13,11), pin13=V+ and pin11=V−. The 
“pin” number refers to terminals matching a 14-pin carrier, and are assigned as shown in 
Figure 3.5. Both measurements should produce negative bend resistance, but it is 
important to verify transport symmetry in order to exclude other possible origins.46  
Figure 3.10 shows transport characteristics for a typical 300nm device at 77K 




displays a negative differential resistance of roughly 85µV. As magnetic field is applied 
perpendicular to the sample, the electrons are bent back toward the drain. As expected, 
the differential voltage is reduced when magnetic field is applied. In this case the signal 
was reduced by greater than 60% to approximately 30µV. Application of higher electric 
field should theoretically reduce the negative differential resistance to zero, and this was 
witnessed in some larger devices. However, with the 300nm size junction, at the time of 
this particular measurement, limitations in the magnet’s power supply output restricted 
the ultimate achievable magnetic field. Figure 3.10 also shows the negative bend 
resistance of the same cross junction while source-drain bias was applied through a 90-
degree rotation of the terminals. The combination of the device displaying the same 
negative signal regardless of bias orientation, as well as reduction of the signal under 
perpendicular magnetic field, unequivocally proves that the negative voltage is produced 
by ballistic transport through the cross junction. 
  
3.5 InAs Quantum Point Contact 
The second requirement for successful operation of a YBS is the production of a 
lateral electric field across the branch junction by electrostatic gating. In order to verify 
the gating effect and to obtain insight into our sample system, we fabricated quantum 
point contacts (QPCs) using an in-plane gate structure,47 in which two isolated, coplanar, 
conductive regions on the opposite sides of the quantum point contact channel are used as 
the two side-gates. (Figure 3.11) When we short the two side-gates together and apply 
bias, electrons are induced or depleted in the channel through capacitive coupling. When 




subbands are quantized, forming 1D channels. The 1D channels can be depleted or 
populated by increasing or decreasing the applied side-gate voltage. (Section 2.2) 
Characterization of the QPC devices was performed using a standard low-
excitation lock-in technique at 4.2K. (Figure 3.12) The two side-gates are shorted for a 
common-mode measurement. In the common-source configuration, the ac excitation 
voltage at the drain is kept low at 30µVrms to avoid the undesirable “self-gating” 
effect,48,49 and to satisfy the requirement for “quantum transport,” where the excitation 
must be less than kBT. (362µeV at 4.2K) The drain current is fed to a transimpedance 
amplifier with input impedance less than 10Ω and a gain of 1MΩ or 10MΩ. The ac 
conductance is recorded as the gate voltage is swept from -1V to 1V. Figure 3.13 shows 
the typical current-voltage characteristics of a QPC and its numerical derivative. As 
expected, a series of plateaus, made more distinctive by additionally plotting their 








NG +⋅= , where N is the number of one-dimensional spin degenerate 
channels and RS is series resistance. (See section 2.2.) 
As shown by horizontal lines in Fig. 3.13 with RS=1150Ω, the calculated GN fits 
well with the measured data and is in excellent agreement with the peak position in the 
derivative. This successful observation of the quantized conductance not only verifies the 
gating effect, but also demonstrates that the fabricated QPCs are indeed smaller than the 
electron mean free path le. Subsequently the YBS’s which utilize the same basic gate 





3.6 InAs Y-Branch Switch 
Figure 3.14 shows optical microscope and AFM images of a finished YBS device. 
The neck of the device was measured to be 76nm using AFM. The gate geometry is 
intentionally the same as was used in the quantum point contact. However, now an 
additional insulating barrier is fabricated on the drain side that splits the drain in to two 
halves at the neck of the 1D channel. The operation of YBS requires a lateral electric 
field. Using the same in-plane gate structure as the QPC, we apply bias to these two side-
gates differentially, forming a lateral electric field, perpendicular to the symmetry axis of 
the Y-junction. 
Because of the ballistic coherent transport, the characteristics of gated YBS are 
expected to be drastically different from their classical counterparts. To measure the 
YBS, we utilized the same measurement technique as was used for the QPC except now 
the signal from each drain was fed into a separate low-impedance preamplifier and 
simultaneously measured by separate lock-in amplifiers. The measurement technique is 
shown in Figure 3.15.  
Figure 3.16 shows the transfer characteristics of our YBS with 76nm wide 
junction. There is no measurable gate leakage current (< 0.1pA) in our measurements. 
The transconductances through Drain1 and Drain2 are shown as a function of the 
sweeping differential gate voltage: −0.83V < Vgate1 < 0.83V, with V gate1= −Vgate2. When 
Vgate1 and Vgate2 are swept, the electric field in the lateral direction steers the 
wavefunction and the interference pattern of the injected electrons. Under such 
differential gating, the Drain1 and Drain2 conductances show peaks and valleys. These 








3.7 InAs Y-Branch Switch Analysis 
The oscillatory transconductance is a manifestation of phase coherence in a multi-
mode one-dimensional electron waveguide. Using a model InAs wire structure with a 
QW thickness of 17nm and width of 76nm, we estimate that there are nine 1D modes 
populated under equilibrium at 4.2K. The conductance through Drain1 in our device is 
slightly bigger than that through Drain2, as shown in Figure 3.16 (a). Such asymmetry is 
a non-universal feature, resulting from variation in confinement potential, impurity 
distribution, surface roughness, and contacts in the device. The overall potential profile in 
the device defines the oscillatory conductance features, and the scale of these features is a 
fraction of 2e2/h. This type of mesoscopic behavior is no surprise for devices with sizes 
smaller than the phase coherence length.50  
We now qualitatively explain the features shown in Figure 3.16 (b). Here, the sum 
of the two drain conductances increases with increasing lateral electric field in either 
polarity. The eigenenergies of the transverse 1D modes, the corresponding wave 
functions, and the longitudinal component of the electron wave functions are defined by 
the given device potential. Electrons in the Nth transverse channel propagating in a 
waveguide from the source can be reflected back with amplitude rN, transferred to the 
Drain1 waveguide with amplitude ε1N and transferred to the Drain2 waveguide with 




the source waveguide, an odd number of transverse modes will have a maximum in the 
wavefunction at the center of the source channel. When scattering between transverse 
modes is ignored, the sum of the Drain1 and Drain2 conductances is given by 















εε . If there is no transverse electric field, the 
reflection amplitude for an odd-numbered channel is maximal because electrons are 
strongly scattered by a beam splitter that separates Drain1 from Drain2. As a result, the 
corresponding contribution of odd-numbered channels to conductance is at its minimum. 
However, when a lateral electric field is applied, electrons are more likely to propagate 
into either Drain1 or Drain2, and are less scattered by the splitter. Therefore, reflection 
becomes weaker, and the sum of the conductances through Drain1 and Drain2 becomes 
bigger. For even-numbered modes, scattering off the beam splitter would likely increase 
with electric field, causing the reflection amplitude to grow, and correspondingly, the 
conductance to decrease. However, because in our structure the total number of modes is 
odd, (in this case 9 nodes exist) the gating effect in the odd channels prevails, and the 
sum of the conductances through the two drains increases by a fraction of 2e2/h.  
An alternative explanation of the observed behavior of ΣG  is the increase of the 
number of conducting channels contributing to the current by one in the presence of 
transverse electric field. If the lateral confinement potential is parabolic, the energies of 
all transverse states decrease with applied electric field, resulting in more transverse 
states below the Fermi energy and an increased conductance. However, this is in fact not 
possible. For rectangular confinement, the quantization energy of the ground state 
decreases, but energies of all other levels increase, and no addition of channels should be 




mesoscopic devices underscores the importance of realizing specific confinement and 
impurity potentials for such structures. 
 
 
3.8 InAs Y-Branch Switch Simulation 
The observation that the conductances through Drain1 and Drain2 are 
predominantly out of phase agrees well with the notion that electric field steers the wave 
functions from one drain into the other. The individual Drain1 and Drain2 conductance 
characteristics are determined by the resonant transmission through quasi-localized states 
formed around the beam splitter. Figure 3.17 shows a simulation result of the quantum 
wave function in a narrow wire with 9 modes of random phase. By using a wave function 
with nine terms of the form  
           ,  (3.1) 
 we can solve for the local electron density in a cross section of the channel using 
       .        (3.2) 
The simulation illustrates how quasi-localized nodes of conductance exist in the 
channel. The location of the nodes is determined by the specific potential profile of the 
wire. Under application of lateral electric field the individual nodes nearest to the splitter 
may be steered back and forth between Drain1 and Drain2. Because each node is a 
superposition of 9 quantized conductance channels each node should have amplitude of 
roughly 1 unit of quantized conductance. This agrees well with our transport result in 
Figure 2.16 (c) where we see that the difference in conductance between Drain1 and 
Drain2 is on the order of 1 quanta of conductance.  











3.9 InAs Y-Branch Switch Conclusion 
In conclusion, we have fabricated and measured a coherent Y-branch switch. The 
YBS exhibits oscillatory transconductances that are always out of phase in the case of 
multiple modes. 51,52 Our measurements provide strong evidence that the electron wave 
packet is being steered by an external electric field and that the switching mechanism is 
quantum mechanical. Although the gate is capacitively coupled to the YBS as in classical 
transistors, the modulation of the drain current is a result of directly steering the electron 
wave function in the 1D channel. Our observation of the quantum steering of electron 
wave functions in a semiconductor waveguide opens up possibilities for further studies of 
quantum switches with multiple-terminal, nanometer-scale structure. This device should 
operate at THz speed, because the dwell time of an electron packet near the “Y” split is 
only on the order of 1ps. We have qualitatively explained the observed oscillatory 














Figure 3.1: Schematic of a Y Branch Switch. (a)-(c) illustrate the symmetric injection of a 
Gaussian wave packet of electrons from source into two coupled drains. (d) When 
electric field is applied the electron wave packet can be steered to either the left or the 
right drains, depending on the direction of the lateral electric field. In (d), the electric 





















Figure 3.2: Calculated transport for a YBS from the original YBS proposal by Palm and 
Thylen.27 Under application of transverse electric field the conductance to one drain is 
reduced as conductance to the other is increased. The change in conductance saturates at 
a moderate electric field, of about 0.3V/µm. Although there are some kinks in the 
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Figure 3.3: InAs single quantum well structure. (a) Shows the specific growth structure 
used to fabricate the YBS. (b) A schematic of the conduction band minimum of our 
specific MBE structure aligned to the growth schematic layers. (c) InAs and AlSb energy 
band alignment. InAs and AlSb form a type II heterojunction interface. When the InAs 
layer is thin enough electron energy states in the z direction become quantized as is 






























264 nm85 meV24 nm1.54×104 cm2/Vs1.08×1012 cm-24.2 K
397 nm114 meV17 nm1.67×104 cm2/Vs2.08×1012 cm-277 K




Table 3.1: Properties of the 2D electron gas in InAs quantum well. Here n2D is the two 
dimensional electron concentration of the InAs single quantum well. µ2D is the electron 
mobility, λF is the Fermi wavelength, EF is the Fermi energy and le is the electron mean 
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Figure 3.4: Standard process for fabrication of 1D wires using electron beam lithography. 
(a) Spin coating of electron beam sensitive resist (b) Exposure and wet chemical 
development of resist. Development removes only the exposed regions of resist. (c) 
Selective wet etching is used to remove InAs quantum well in the exposed areas. (d) 
























Figure 3.5: Cross junction devices fabricated on InAs. Above is an image of fabricated 
cross junction devices taken via optical microscope. The dark areas are where the InAs 
quantum well has been removed by wet etching. Subsequent exposure to the environment 
oxidizes the exposed AlSb layer causing the etched area to become dark. The gold leads 
are patterned using photolithography and the cap layer is etched so that they are in direct 
contact with the cross junction at each of the 4 inputs. Wet etching appears to have totally 
removed the quantum well connecting the four ohmic contacts in the top two junctions. 
However further investigation by AFM reveals that they are still viable. Device leads are 
arbitrarily assigned pin numbers. This numbering is the convention for any electrical 

















Figure 3.6: Cross junction devices imaged by atomic force microscopy (AFM). The 
scanning range is 3µm×3µm. The red regions are where InAs quantum well has been 
removed by lithography and wet etching. The yellow regions contain InAs quantum well 
populated by 2DEG. The length scale on the side shows the height difference of the red 














Figure 3.7: (Top) A cross-sectional AFM scan reveals constrictions of approximately 45-
50nm width and a total cross junction cavity length of approximately 150nm. The blue 
triangles represent the horizontal dimension of the InAs constriction, while the green 
triangles measure the height difference between etched and unetched regions. By 
Verifying the height is greater than 17nm we can determine that InAs quantum well is 
totally removed in the red colored regions. (Bottom) AFM image illustrating the location 
of the cross section analyzed above. 
 
 
Trench Height = 19.25nm
Horizontal Distance = 46.87nm 

































Figure 3.8: The AFM image on the left shows the application of the current source and 
voltmeter for negative bend resistance measurements on cross junction devices. (Right) 
Simulation of the negative bend resistance based on a cross junction using a billiard ball 
model. Transport with and without magnetic field in the cross junction are depicted by 



















x   = BIN
 
Figure 3.9: Measurement of 300nm cross junction device performed in symmetric 
manner on different terminals. If ballistic transport occurs in the cross junction, negative 
voltage should be measured by the lock-in amplifier’s differential input with no applied 
magnetic field regardless of measurement orientation (a) Depicts the device in the 
I(11,10)V(8,13) measurement configuration. Here the pin numbers refer to the 
assignment defined in Figure 3.5. (b) Depicts the device in the I(10,8)V(13,11) 
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Figure 3.10: Data taken from a 300nm cross junction at 77K. In both of the two different 
measurement configurations, the cross junction shows ballistic transport which can be 



















Figure 3.11: AFM image of an InAs quantum point contact. InAs QW has been removed 
in the red colored regions isolating the gates from the channel. Voltage is applied to the 
triangular gate regions producing an electric field across the neck of the QPC. Capacitive 
coupling of the gates to the narrow neck can deplete electrons in the 2DEG between 
source and drain. In the right window, arrows indicate the boarders of the original EBL 
defined feature and the undercut region after wet etching. 



































Figure 3.12: QPC Measurement using low excitation measurement where Vexc = 30µVrms. 
Gate voltages are applied to the triangular gate regions, electrostatically depleting 
electrons in the QPC neck. The signal is fed into a homemade transimpedance amplifier 
with 1 MΩ gain. The amplified signal from the quantum point contact drain is measured 






































































Figure 3.13: InAs QPC 4.2K measurement. Quantum point contacts fabricated in InAs 
display the expected quantized conductance, verification of one-dimensional ballistic 
transport in the QPC. Verification of ballistic transport shows that the junction length of 
the QPC and YBS are shorter than the mean free path le. The raw data is shown by the 
solid black dots and the hollow circles are the numerical derivative of the raw data. The 
N=9 to N=14 horizontal lines label the expected conductance after taking into account a 















Figure 3.14: Optical microscope image (left) and atomic force micrograph (right) of a 
finished YBS, where the narrowest neck has a width of 76nm. The dark blue regions 
(left) and red regions (right) are where the InAs quantum well has been removed by wet 
etching and the AlSb buffer is revealed. InAs quantum well remains intact in the light 
































Figure 3.15: YBS Measurement Setup. The drain current from each drain is fed to 
separate homemade transimpedance amplifiers with input impedance less than 10Ω and a 
gain of 1MΩ. The ac conductance from both drains is simultaneously recorded by two 
























































































































Figure 3.16: Conductance Measurements of the InAs Y-branch switch at 4.2K. (a) The 
conductance of Drain1 and Drain2 under differential gating. (b) Sum of the conductance 












Figure 3.17: Simulation result of a 1D potential with 9 conducting modes of random 
phase orientation. Dark blue regions indicate areas of low electron density while red 
regions indicate high electron density. Nodes near the split between Drain 1 and Drain 2 
can be coherently steered by applied electric field modifying the conductance to each 











Chapter 4: InAs Single Electron Transistor 
 
 Single electron transistors (SET) that were discussed in chapter 2.3 are of interest 
for downscaling because they dissipate minimal energy. The manipulation of merely one 
electron is the ultimate downscaling of classical metal-oxide-semiconductor field-effect-
transistors (MOSFETs). SETs can sustain size reduction since the Coulomb blockade 
effect (the SET’s basic operating mechanism) is enhanced as the devices are 
downscaled.53 Various proposals have been made for the integration of SETs into 
conventional electronics by using them to form conventional logic gates9 and memory 
devices.18 However, use of SETs to solve the downscaling problem faces two hurdles. 
The first is that the requirement for using SETs reliably at room temperature demands a 
SET charging energy of at least EC~100kBT,
54 which would require sub-nanometer island 
fabrication with tight uniformity in the feature size. But, this requirement is beyond the 
capability of currently available lithographic technology. Even small variations in the 
island size will result in large variations in the SET threshold voltage. The second 
difficulty is that SETs are very sensitive to background charges in the substrate. The 
charging and discharging of electrons from charge traps in proximity to the SET island 
can generate significant random fluctuation of the SET threshold voltage.  
 Other non-conventional circuit applications have also been proposed for SETs, 
such as quantum computation (QC). In a classical computer the basic unit of data, called 
a “bit,” takes the state of either 0 or 1. Data is represented by the state of bits, and data 
processing is done by binary logic operation of these bits. The quantum computing 





defined to be the linear combination of a two level quantum system, as shown in equation 
4.1 below: 
10 βα +=Ψ  . 
Unlike a classical bit, the qubit is a superposition of the two states 0  and 1 . A 
quantum computer requires fewer steps to solve certain problems than would be required 
by a classical computer. Using a quantum computer, a few specific tasks, such as Shor’s 
algorithm for factorization,55 can be performed with a polynomial number of logic 
operations. In contrast, using a classical computer to perform the same computation 
would require an exponentially large number of operations. If the clock frequencies at 
which these operations are performed are comparable, a quantum computer would obtain 
the desired solution much faster than a classical one. A quantum computer, if realized, 
will have significant impact in the area of computer security. Using Shor’s algorithm, a 
quantum computer could promise to make currently available encryption techniques 
obsolete.  
 
4.1 InAs SET Introduction 
Various physical implementations have been proposed for a qubit, such as, 
electron charge position, flux state, photon circular polarization, ion energy levels, 
nucleus spin state, and electron spin state.56 The two Zeeman states of an isolated electron 
spin in a quantum dot (QD) provide a promising candidate for a qubit,57 known as a spin 
qubit. Under magnetic field the spin states of an electron become energy resolved. The 
two spin states split with a magnitude of )](2[ zBz Bgs µ , where sz is the spin projection in 




magneton, and Bz is the magnetic field, traditionally assigned to be in the z-direction. (See 
Figure 4.1) Because SETs can be used to confine and detect one single electron charge, 
research on spin qubits has focused on fabrication of semiconductor based SETs. 
A major challenge for practical quantum computing is scaling quantum systems 
up to a large number of coupled logical qubits. Solid state implementations of qubits 
offer the potential advantage of being scalable, and in particular, those based on 
semiconductors are expected to be conveniently integrated using existing technologies. 
To demonstrate this possibility, there have been two successful approaches for fabrication 
of single electron transistors using semiconductors. These two experimental approaches 
are briefly reviewed below. Both SET approaches reach the one-electron regime by first 
forming a multi-electron quantum dot and then expelling electrons until a single electron 
remains.  
The first SET approach is a vertical tunneling SET structure.58 The vertical SET 
utilizes multiple semiconductor layers to create a dot sandwiched between thin 
nonconductive layers that act as tunneling barriers. Ohmic contact is made to the top and 
bottom of the double-barrier tunneling structure. The tunneling probability and dot size 
are modified by applying voltage to a side-gate (see Figure 4.2). This structure was used 
to demonstrate a single trapped electron for the first time in history. The primary 
difficulty vertical dots face is that to perform quantum computing gating operations, there 
is a need to tune the exchange energy between the two electrons in neighboring quantum 
dots. But, in these vertical structures, the tunneling barrier is grown by MBE and cannot 
be physically tuned. To address this issue, fabrication of two laterally-coupled vertical 




 The other popular SET approach uses lateral quantum dots, and it provides a 
better opportunity for scaling. Spins in lateral QDs in the GaAs/AlGaAs single electron 
transistors (SETs) have been extensively investigated.60,61 In the lateral structure, (Figure 
4.3) multiple Shottkey gates are placed on the surface of the GaAs/AlGaAs 
heterostructure. Through electrostatic gating, the single electrons in the QD can be 
coupled to the 2DEG by two tunneling barriers. A plunger gate is used to electrostatically 
deplete the SET island, until only a single electron remains. Structures with multiple dots 
coupled together have also been fabricated, where the exchange energy of two electrons 
can be modified through electrostatic gating. Considerable progress has been made in 
SET development as qubits and in performing quantum gating by two coupled qubits.62,63  
On the other hand, in the case of lateral dot structure, there are complications in 
verifying the number of electrons in the quantum dot. The current practice calls for the 
use of an additional quantum point contact (QPC) adjacent to the SET to serve as an 
electrometer. The transconductance of the QPC is constantly monitored, and a sudden 
change in the transconductance is used to determine that the number of electrons in the 
QD has changed by one. This dependence of the transconductance change on gate biases 
is used as the evidence to identify that only a single electron remains in the dot.63 The 
necessity for QPCs to verify the presence of a single electron in lateral SET structures 
potentially hinders scaling.64,65,66,8 Furthermore, the GaAs material system is 
characterized by small energy level spacing and small (−0.44) g-factor. This results in 
considerable mixing of the electron orbital levels. Finally, the nuclei spin of Ga and As 
atoms dephase the qubit electron through hyperfine interaction, which in theory is the 




the electron coherence time in GaAs is limited to about 1µs.63,67 In this chapter, we 
demonstrate a lateral SET in InAs, which based on its quantum well structure, can be 
operated by a single electrostatic gate and the presence of one electron on the QD can be 
verified without QPCs.  
 
4.2 InAs Composite Quantum Well 
The two previously mentioned successful approaches for fabrication of single 
electron transistors were performed on GaAs and InxGa1-xAs. In contrast, the InAs 
semiconductor system has material attributes that would be useful for practical 
implementation of a spin qubit via a SET. InAs quantum dots are characterized by large 
orbital splitting, therefore, Coulomb blockade effects can be observed at higher 
temperatures. In addition, for quantum computing, it is particularly important that InAs 
system has a large g-factor (g-factor ∼ −15). With semiconductor quantum dots, qubit 
manipulation is achieved by application of microwave frequency pulses known as Rabi 
pulses. The duration of Rabi pulses is controlled by the product of g-factor in the dot and 
the applied ac magnetic field. Therefore, the 30 times larger g-factor of InAs versus GaAs 
allows for the use of smaller ac magnetic fields with InAs to achieve an equivalent 
duration of Rabi oscillations. If smaller magnetic field is required, the integrated wires on 
the sample that transmit magnetic field will carry smaller ac current, and heat dissipation 
of the wires into the qubit will be reduced.68 Minimizing heat dissipation in a quantum 
computer is of paramount importance because heating could lead to computational errors 




One common problem with the InAs QW system is gate leakage current, caused 
by the defects produced during crystal growth. Lattice strain in the InAs system produces 
defects that propagate from the buffer layer to the surface, providing a leakage path 
between the quantum well and the Shottkey gates on the surface. However, if the InAs 
growth is controlled properly, defect count can be minimized to where device gates have 
a low probability of overlapping a defect. Additionally, our InAs SETs rely on a 
thermally evaporated SiO2 layer between the surface AlxGa1-xSb dielectric capping layers 
and gate metal that reduces gate leakage current to negligible levels.  
The samples used in this work to demonstrate a SET are InAs/GaSb composite 
quantum wells (CQWs), a complicated heterostructure system with unique attributes.69 In 
this system a thin InAs quantum well layer (4nm) is sandwiched together with a slightly 
thicker GaSb quantum well layer (16nm) between p-doped AlxGa1-xSb insulating layers. 
The doping can be altered to achieve a specific band bending that facilitates the device 
operation. Under zero bias the InAs quantum well is free of electrons and the adjacent 
GaSb layer is populated with 2D holes. The InAs/GaSb heterojunction has a staggered 
energy band alignment, known as Type II alignment, as shown in Fig. 4.4. By varying the 
thickness of the InAs and GaSb layers, the CQW effectively becomes a narrow-band gap 
semiconductor, whose bandgap is tunable by the thicknesses of the two QWs. The 
effective bandgap is measured from the GaSb valence band minimum to the InAs 
conduction band minimum. As the thickness of the InAs quantum well is reduced, the 
quantized energies in the InAs QW are increased, increasing the conduction band 




CQW. The specific CQW wafer that we used for fabrication has an effective bandgap of 
approximately 100meV.  
The InAs CQW can be lithographically patterned into one-dimensional and zero-
dimensional systems with arbitrary geometry. Wet etching is used to remove the InAs 
and GaSb quantum well layers to create sidewall potential barriers. Either side-gates or 
top-gates can be applied to create tunable electrostatic confinement and to vary the 
quantum dot’s energy levels and tunnel couplings. 
Figure 4.5 shows the schematic of a generic transistor fabricated using the InAs 
CQW system. A top-gate is defined on the CQW surface that when biased with a voltage 
(Vgate), controls the carrier population, as well as the type of carriers, in the CQW. At 
Vgate = 0, the transistor conducts via the 2D holes in the GaSb layer. As the top-gate is 
biased to be more positive, the 2D holes in the GaSb QW are gradually depleted until no 
carriers remain. Further increase of the top-gate bias results in the formation of 2DEG in 
the InAs layer. The following section presents experimental evidence of the transition 
from 2D hole accumulation, through hole depletion while electrons are still depleted in 
the InAs layer, to 2D electron inversion in the InAs QW. 
 
4.3 InAs Hall Bar 
The growth parameters such as doping concentration and layer thickness of the 
CQW were optimized to achieve the proper band bending necessary for successful 
fabrication of SETs. The first step in this optimization process was to model the CQW 
self-consistent band bend bending using various combinations of layer thickness and 




grown, each with slightly different quantum well thickness and doping profiles, then 
tested to find the a wafer with optimum properties for fabrication of SETs. These 
properties include high-mobility low-resistivity 2D carriers, low defect count, formation 
of low resistance ohmic contacts without high temperature annealing, and gateability. All 
of these qualities were verified by fabricating Hall bars on a piece of each different CQW 
wafer, then the wafer whose properties were judged to be closest to ideal was selected for 
SET fabrication. Most of the wafers that we tested failed in one or several of these areas. 
Some formed high quality 2D layers but had very large contact resistance. Others could 
not be gated to form electrons in the InAs layer. Some even had carriers in both quantum 
wells under no externally applied gate bias. Once a suitable wafer is found, many devices 
can be fabricated from one wafer, and many transistors made from the same fabrication 
run should exhibit similar transport characteristics. 
Figure 4.6 shows an optical microscope picture of one of the working Hall bars. 
Using photolithography, a Hall bar mesa with 10µm channel width and 100 µm channel 
length was defined on the CQW. The field (darker blue rough area) was wet etched away 
using a four layer selective wet etch to remove both the InAs and GaSb quantum wells. 
Again using photolithography, a metal gate was deposited over the Hall bar channel. To 
reduce gate leakage current between the InAs surface and metal gate, a 100nm thick layer 
of SiO2 was thermally evaporated. Finally the first two layers of InAs were removed at 
the bonding pad areas of the Hall bar mesa and a Titanium/Gold layer was evaporated 
directly onto the InAs quantum well for ohmic contact. The dc current-voltage 
characteristics of the Hall bars were measured at 4.2K in the common-source 




Inset is a schematic showing the potential profiles along the source-drain direction for the 
three operating regimes. As expected, the Hall bar conductance is found to be large when 
there are either 2D electrons or 2D holes in the CQW under the gate area. When both 
quantum wells are depleted, conductance is low because there are no carriers in the Hall 
bar channel. Both the gate leakage current and the drain current in the depletion region 
are less than the measurement resolution (0.1pA) during device operation. 
The basic operating principle of the InAs SET relies on gating the composite QW 
system from hole accumulation into electron inversion. With the operating principle 
verified by Hall bar measurements, we can shrink the device’s lateral dimensions and 
fabricate single electron transistors. In the next section, I will discuss the structure and 
expected transport characteristics of single electron transistors made of the InAs/GaSb 
composite quantum wells. 
 
4.4 InAs SET Structure 
In contrast to the previously discussed depletion-mode lateral60 above and the 
vertical64 SETs, where both types reach the one-electron regime by expelling electrons 
from multi-electron QDs, our “enhancement-mode” SET takes the opposite approach. 
The concentration of electrons in the CQW can in principle be controlled through 
electrostatic gating to be arbitrarily small. By fabricating a single gate with small enough 
dimensions, we ought to be able to form a quantum dot with just one electron under the 
gate. The operating procedure is described below. Initially, an empty QD is formed by 
electrostatically gating a region of semiconductor that contains no electrons. As the gate 




bending increases further, 0D energy states begin to develop between the potential 
barriers that electrons can tunnel into one by one. We utilize this design concept to 
fabricate an InAs SET.  
Figure 4.8 shows a schematic of the proposed InAs SET. Using electron beam 
lithography and wet etching, we fabricate a mesa with a narrow neck between the source 
and the drain ohmic contacts. In comparison with the lateral GaAs approach which uses 
multiple gates, our SET structure uses a single top-gate to create two symmetric tunnel 
barriers where electrons tunnel into the empty QD one at a time. The gate is fabricated 
over the narrowest portion of the neck so that a combination of the quantum well 
confinement, electrostatic tunnel barriers, and neck constriction, restrict the electrons in 
the quantum dot in all three dimensions.  
The next section discusses simulation of the InAs quantum dot. These simulations 
were performed to investigate how design parameters such as gate size and dielectric 
thickness affect the electrostatic confinement of electrons for our device. The simulation 
is used to verify that the one-electron state could be formed and populated by a gate size 
within our lithographic capability.  
 
4.5 MIS Simulation 
It is critical to the operation of an SET that when the quantum dot potential forms 
the first 0D electron state that the tunneling barriers be thin enough to allow electrons to 
tunnel into the quantum dot. To this end, our group member Binhui Hu has performed 
numerical simulation to help us estimate how the shape of the confining potential and 




produce an estimate of the proper gate voltage range for our SET. The model structure, as 
depicted in the left inset of Figure 4.9, is a standard MIS capacitor, but the gate here is 
chosen to be a small metallic cylinder with a diameter (D) of 50, 70 or 100 nanometers. 
In a conventional MIS capacitor with a p-type semiconductor, a gate bias can change the 
system from an accumulation of holes to an inversion layer of electrons.3 With a 
nanoscale gate area, the inversion electrons will reside in a quantum dot directly below 
the gate.  
For a particular Vgate, we solve the Poisson equation:  









=∇    (4.2) 
where ε(x, y, z) is the local dielectric constant and ρ(x, y, z) is the net charge, including 
the free holes, free electrons, and the ionized acceptors. The solution is the potential V (x, 
y, z) as a function of Vgate. The solution is obtained numerically using Femlab, a Matlab-
based software that solves three-dimensional electrostatic problems based on the defined 
geometry, boundary conditions and material parameters. Further details of the simulation 
can be found elsewhere,70 where the specific dielectric constants have been modified to 
model this system. The right inset of Fig. 4.9 shows an example of the simulation 
assuming an effective CQW bandgap of 100meV and a 2D hole density of 1×1012 cm-2 in 
the GaSb layer.  
We find that for a smaller gate diameter, the confinement potential is steeper and 
the size-quantization energies are larger, although it takes a higher gate voltage to induce 
the first available electron energy state. For example, when a single electron resides in the 
QD, the quantization energy is 13meV, 15meV and 17meV, for D = 100nm, 75nm and 




within our lithographic capabilities so we did not model smaller dots. However, based on 
the results, we should be able to engineer different quantization energies by varying the 
gate width. 
Another key operating principle, substantiated through the simulation, is that the 
transmission coefficient of this band-to-band tunneling barrier is not sensitive to the top-
gate bias for the first few electrons, as illustrated in Figure 4.9. The height and width of 
the tunneling barrier are primarily dependent on the bandgap of CQW and 2D hole 
density, respectively. The difference in gate voltage necessary to change the electron 
population by a few electrons produces little change in the band bending. In other words, 
the tunneling transmission coefficient in enhancement-mode QDs is determined primarily 
by the potential profile of the heterostructure, similar to the depletion-mode vertical QDs. 
Since numerical modeling shows that the tunneling barriers that define a QD are, to the 
first order, insensitive to variation in the top-gate voltage in the few-electron regime, it is 
possible to identify the first electron state purely from the conductance measurement. No 
additional quantum point contacts are necessary to verify the single electron regime.  
 
4.6 InAs SET Fabrication 
For the fabrication of SETs, we have used electron-beam lithography and wet 
etching to fabricate transistors with a gate length down to a few tens of nanometers. A 
detailed process sheet can be found in Appendix B. This section will serve to highlight 
the fabrication issues specific to the InAs SET that were vitally important in fabricating a 




Because the Fermi level is pinned above the conduction band in n-type InAs, edge 
depletion does not develop at lithographically defined boundaries and is not usually a 
concern with InAs devices. However, like GaAs, edge depletion does form in the GaSb 
QW at lithographically defined boundaries. Since the magnitude of edge depletion varies 
with the growth parameters, it will vary with each individual CQW wafer and must be 
determined. Therefore we must account for this edge depletion in our SET design.  
The SET design calls for a mesa etch with a narrow neck at the point where the 
gate induces electrons. The narrowing of the neck restricts the size of the quantum dot in 
the transverse dimension. If the restriction is made too narrow, the entire area under the 
gate will be depleted due to edge depletion. If the restriction is made too wide, then the 
dot will be large and asymmetric. We prefer for the dot to be as small as possible because 
the spacing of the energy levels in the dot is inversely proportional to the dot size. Large 
spacing is preferable since it allows for higher temperature operation as well as well as 
increasing coherence time due to the reduction of electron-nucleus spin hyperfine 
coupling. To find the optimum neck width, transistors were fabricated by performing a 
mesa etch where various channel widths were wet etched into narrow necks between 
source and drain ohmic contacts. When the channel width was reduced to approximately 
700nm, devices show a complete depletion of 2D holes, indicating a surface depletion of 
350nm at the sidewall in the GaSb layer. See Figure 4.8.   
Although the optimum neck width was determined, obtaining the optimum neck 
width consistently was still challenging. Etching off the cap layers produced etching 
downward as well as laterally underneath the resist. This undercutting caused the 




Therefore, the neck width had to be programmed to be larger than the intended result. 
The etchant was mixed fresh before every step to ensure that the H2O2 in the mixture did 
not evaporate changing the etch rate. Mixture of the wet etchant had to be precisely 
controlled, down to the drop of acid and base, otherwise the etching rate could vary 
significantly. It was also crucial that the etch times were strictly adhered to since the 
variation by even a half-second could have a compounding effect over 4 layers, 
significantly changing the neck width.  Since no etch barrier existed below the fourth 
layer, the last step in the mesa etch had to be implemented with exact timing so that the 
field did not become etched too deeply, otherwise our evaporated gate would not climb 
up onto the mesa in one continuous film. Maintaining a continuous gate was of the 
utmost importance, thus controlling the depth was the primary concern. Therefore in each 
run, three different neck widths were programmed with the hope that one would be of 
optimum width when the mesa etch was complete.  
Early on, ohmic contacts were fabricated by wet etching off the top two cap layers 
so that thermally evaporated metal could be deposited directly on top of the InAs 
quantum well layer. Ohmic contacts were fabricated as close to the neck of the transistor 
as possible in order to theoretically reduce the series resistance in the device. The ohmic 
contact layer also faced problems due to wet etching undercut. Since the same mask was 
used for the wet etch and metal evaporation, a small band around the edge of the feature 
developed where wet etching occurred but no metal was deposited. We believe that this 
narrow band contributed to an increased series resistance. The ohmic contact step was 




contact could be achieved simply by hand soldering indium to the source and drain leads, 
puncturing the top two layers and directly contacting the InAs QW.  
After mesa etch, small metal gates were fabricated over the narrowest portion of 
the neck between the source and the drain. To solve the leakage problem of the dielectric 
top layers in the InAs composite quantum well, the smallest overlap possible was used to 
minimize the possibility that the gate lay on top of a defect. Also a thermally evaporated 
dielectric layer of SiO2 was deposited between the composite quantum well surface and 
the gate metal to ensure dc leakage current could be eliminated. The maximum thickness 
of thermally evaporated SiO2 could only be 100nm, or strain in the film would cause the 
dielectric to become cracked and to leak under applied bias. Also, thermally evaporated 
oxide deposits with a solid angle rather than conformally. Therefore, it was necessary to 
maintain a height difference between the mesa and the field of less than 100nm, 
otherwise the oxide film would not isolate the gate metal from the channel. The gate was 
patterned to extend over the SET neck and onto the field on the opposite side to anchor 
the fragile gate from being ripped off during liftoff and future processing steps. 
Initially, SETs did not operate as expected. Leakage between source, the drain, 
and the gate as well as between devices was observed by dc measurement at 4.2K. The 
Hall bar demonstrated that with proper design, leakage could be eliminated. The primary 
structural difference between the Hall bar and the original SET design was in the field. 
With the Hall bar, the CQW field had been removed before the gate had been added to 
the device. Removing the field prior to the deposition of the gate pads reduced the SET 
leakage to below 0.1 pA, as well as fully electrically insulating each device from its 




Figure 4.11 shows a completed die, hosting 6 SETs. Each die has 14 metal 
bonding pad leads. Typically 12 such die’s were fabricated during each week long 
processing run. Figure 4.12 shows a close-up view of one transistor with a final channel 
width of roughly 1 micron. It is clear from this image that the gate metal is continuous as 
it climbs up from the mesa-etched region over the neck of the SET. This device was 
patterned before the ohmic contact step was removed and a clear sideband can be seen 
around the ohmic contact metal as was described in the processing steps. 
 
4.7 InAs SET Characterization at 4.2K 
Following fabrication, transistors were characterized through low temperature 
electrical transport. Data taken from one transistor that shows typical results is presented 
here. At 4.2K the SETs display the expected Coulomb blockade. Figure 4.13 shows the 
data taken at 4.2K, where the dc drain current is measured at a fixed drain voltage of 
1mV. At Vgate = 0, the system is in the accumulation regime, and the transistor shows 
ohmic conductance via 2D holes under the gate. As the gate voltage increases, the drain 
current drops because the transistor goes from accumulation to the depletion regime. In 
the depletion regime, the drain current is smaller than our noise floor of roughly 0.1pA. 
When the gate voltage bias is increased further to 6.2V, the lowest single electron 
quantum state beneath the gated region is aligned with the Fermi level, resulting in a 
current peak. As the gate voltage becomes more positive, the current peaks due to the 
second and the third electron occupation are observed near Vgate = 7.0 V and 8.4 V, 
respectively. It is important to note that the peak heights occur with roughly the same 




is of a similar order of magnitude. Since the conductance is a strong function of the 
tunneling barrier thickness, this observation proves the assertion made by simulation that 
the tunneling barrier thickness is only a weak function of the gate voltage. Further more it 
proves that the first peak is indeed the addition of the first electron. 
To investigate the operation of this enhancement mode InAs SET further, we have 
carried out the standard stability measurement: the drain current is measured as a function 
of a stepping gate voltage and a sweeping drain bias. Fig. 4.14 shows the contour plot of 
the drain current using linear scale. As a manifestation of single electron transport in the 
Coulomb blockade regime, the contour plot shows a series of diamond-shaped blocks. 
The dashed lines highlight the boundaries of the blocks and are labeled by N = 0, 1, 2, 3, 
and 4, referring to the number of electrons in the QD.  
According to the “orthodox” theory71 of the Coulomb blockade, the height (e/CΣ), 
the width (e/Cgate), and the slopes defining the diamond (Cgate/Cdrain and –Cgate/Csource) 
uniquely determine the SET charging energy. Applying this standard analysis procedure, 
we have calculated for the capacitances and addition energies of the 1st, the 2nd, and the 
4th diamonds, as listed in Table 4.1. We obtained an addition energy of 15meV for the 
first block, 35 meV for the 2nd, indicating that the level spacing due to size quantization 
effect is 20 meV. Compared to our potential simulation, the obtained quantization energy 
implies a QD less than 50nm in diameter. If we model the QD as a disc with a radius r, 
the obtained capacitance of our QD suggests an effective diameter of about 20nm. Here, 
we use CΣ = 8εr and the dielectric constant of InAs ε=12.3. We notice that the 3rd 
diamond contains several spikes. We attribute them to single electron traps in the vicinity 




3rd diamond should therefore be smaller than the apparent result shown in Fig. 4.14. For 
that reason we have not calculated for its charging energy in Table 4.1. 
 
4.8 InAs SET Analysis 
The observations of relatively large Coulomb and size-quantization energies are 
significant. The criteria for observing single electron tunneling characteristics are that the 
Coulomb energy (e2/ CΣ) be larger than the thermal energy (kBT), and that the tunneling 
conductance be smaller than the conductance quantum e2/h. Consequently, SETs in the 
many-electron regime have been demonstrated in a variety of systems, including InxGa1-
xAs, GaAs, Si, carbon nanotubes, and metal-based structures. However, the experimental 
requirement is more stringent for observing the size quantization effect, due to two 
additional criteria: the Fermi wavelength should be comparable to the island’s size, and 
the system should be in the few-electron regime. Thus far, depletion-mode lateral and 
vertical SETs were the only two systems reported that had shown size-quantization 
effects, and the reported values were typically a few meV.  
Larger quantization energy allows for SET operation at a higher temperature, as 
evident from 4.2K operating temperature of our SET versus 10-50mK in depletion-mode 
SETs.61,62,63,64 Larger quantization energy is also important for quantum computing from 
the vantage point of spin decoherence. The most important factor in the decoherence 
mechanisms is the admixture of electron states due to spin-orbit interactions. Such 
admixture is reduced as a result of large orbital level energy spacing, mainly removing 
the effect of strong spin-orbit interaction in InAs. Furthermore, other effects related to 




electrons, are also suppressed, making the ground state of InAs quantum dot close to an 
ideal two-level system. The observed large quantization energy is due to a combination of 
the small electron effective mass in InAs and a steep confinement potential resulting from 
the band-to-band tunneling design. We note that the steep confinement potential also 
makes it possible to place QDs in close proximity needed for stronger exchange coupling 
between dots and for constructing an array of QDs capable of transporting qubits via the 
paths of empty QDs.   
 
4.9 InAs SET Conclusion 
In conclusion, we have proposed an enhancement-mode SET and demonstrated it 
using InAs/GaSb composite QW. The CQW effectively produces a QW with a narrow 
tunable bandgap. By patterning small transistors with a single gate, we achieved the one-
electron regime in a 20nm InAs quantum dot with an orbital energy spacing of 20meV. 
This approach combines the advantages of the previous lateral and vertical SET 
structures, and is advantageous for applications in quantum information technology 
because it includes lateral configuration, a single top-gate design, steep potential 
confinement, large g-factor, and a significant reduction in device heating. Furthermore, 
we proved through simulation and experimental data that the identification of a single 
electron can be achieved without independent charge sensors located near the quantum 
dot reducing fabrication complexity, and producing stronger exchange coupling between 




















Figure 4.1: Zeeman splitting of the E0 electron energy state in the z-subband under 
magnetic field. The two Zeeman states of an isolated electron spin in a quantum dot (QD) 
provide a promising candidate for a qubit. Under magnetic field the spin states of an 
electron become energy resolved. The two spin states split with a magnitude of 
)](2[ Bgs Bz µ , where sz is the spin projection in the z-axis, g is the Landé g-factor of the 
electron in the semiconductor, µB is the Bohr magneton, and Bz is the magnetic field, 
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Figure 4.2: Vertical Tunneling SET structure (top) and data taken from a device (bottom) 
of this structure.59 Here N is the number of electrons trapped on the SET island and D is 
the pillar diameter. This work performed by Tarucha et al., demonstrated single electron 
trapping for the first time. Because the tunneling barriers are fixed, the single electron 
state can be identified without external quantum point contacts. However fixed barriers 
pose difficulties for using this structure in a quantum computer. 
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Figure 4.3: SEM micrograph of a lateral double-dot SET in GaAs. To date this work by 
Marcus et al., represents the state of the art in semiconductor qubit experimental 
achievements. The light grey features are metal gates used to deplete electrons in the 
2DEG. Note the large amount of area as well as the large number of metal leads (12 total 
for this particular device) are necessary to fully control two individual electron spins in 
space. Gates 7 and 1 are used to form the QPC necessary for sensing the presence of 
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Figure 4.4: Energy band diagram of the composite quantum well. In this system a thin 
InAs quantum well layer (4nm) is sandwiched together with a slightly thicker GaSb 
quantum well layer (16nm) between p-doped AlxGa1-xSb insulating layers. The doping 
can be altered to achieve a specific band bending that facilitates the device operation. 
Under zero bias the InAs quantum well is free of electrons and the adjacent GaSb layer is 
populated with 2D holes. The InAs/GaSb heterojunction has a staggered energy band 
alignment, known as Type II alignment. By varying the thickness of the InAs and GaSb 
layers, the CQW effectively becomes a narrow-bandgap semiconductor, whose bandgap 
is tunable by the thicknesses of the two QWs. The specific wafer CQW that we used for 






















Figure 4.5: Schematic of the enhancement-mode single electron transistor, where one 
electron is induced in the InAs layer by a top metal gate. By applying positive voltage to 
the top-gate holes in the GaSb layer, represented by the white circles, are depleted. Upon 
further application of voltage the conduction band of the InAs layer is bent below the 
Fermi level allowing electrons to populate the InAs layer under the gate. Electrons tunnel 
from the GaAs layer into the InAs layer through the band gap between the InAs 
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Figure 4.6: Optical microscope images of a 10µm wide InAs Hall bar at various 
magnifications. The light blue area is where InAs quantum well remains while the 
rougher dark blue region is where the quantum well has been wet etched off. InAs Hall 
bars were used to test the operating principle of SETs on a micrometer scale and was 
used to select the most favorable CQW wafer for InAs SET fabrication. The length scales 































































Figure 4.7: The measured dc current-voltage characteristic of a gated Hall bar transistor. 
The top schematic displays the potential profiles along the current direction for three 
operating regimes. In the schematics the purple line represents the GaSb valence band 
and the red line represents the InAs conduction band. As positive gate voltage is applied 
to the top-gate, holes in the GaSb layer are depleted reducing the conductance through 
the Hall bar (accumulation). Once holes are totally depleted no conduction occurs 
through the Hall bar (depletion). Eventually the area under the gate is populated with 













Figure 4.8: Schematic of the single electron transistor structure. A mesa etch is 
performed, forming a narrow neck between source and drain. Using a single top-gate a 
quantum dot containing one electron is formed. The mesa etch and edge depletion of the 
GaSb layers produces the transverse confinement and the gate creates two symmetric 
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Figure 4.9: Calculated potential profiles for a MIS capacitor. Inset in the upper left is the 
model used. The second quantization level is aligned with the Fermi level. Here the 
Coulomb charging energy is excluded and the shaded areas illustrate the tunneling 
barriers. The right inset shows the 3D potential plot. Using this simulation the tunneling 
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Figure 4.10: Simulation of the potential profiles for pillar gates of varying diameter. The 
gate diameters modeled are 50nm, 70nm, and 100nm, respectively. Each gate diameter is 
modeled for various top-gate voltages. Profiles with check marks have reached a depth 
necessary to confine a single electron. From this simulation we learn that reducing the 
diameter of the gate produces a steeper potential well. At the same time, a higher applied 
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Figure 4.11: SEM micrograph of a finished set of six InAs single electron transistors at 
20k X magnification. The darkest regions are where the InAs CQW has been wet etched 
off. The medium grey areas are where CQW has left behind. The lightest grey areas are 
evaporated metal used to make gates and ohmic contacts to the SETs. The length scale is 















Figure 4.12: SEM micrograph of a finished InAs enhancement mode single electron 
transistor on composite quantum well. Metal ohmic contacts (labeled source and drain) 
were fabricated directly on the InAs quantum well. A gate is fabricated on etched 
insulating field to cover the narrowest portion of the source drain mesa, forming two 
symmetric tunneling barriers and a quantum dot. The QD location is indicated 












Figure 4.13 Single electron transistor current-voltage curve taken at 4.2K. Coulomb 
blockade oscillations are clearly observed. The peak heights are similar for the first three 
electrons indicating that the tunneling probability is only a weak function of gate voltage 
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Figure 4.14: Stability chart of the enhancement mode InAs SET at 4.2K. N denotes the 
number of electrons present in each diamond. Lines are inserted to guide the eye to the 
diamond shapes. From the slope of the diamonds the capacitance of the tunneling barriers 
and size of the dot can be determined by the “orthodox theory” fully characterizing our 
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4.4 aF2.6 aF5.4 aFCsource
5.1 aF1.7 aF4.7 aFCdrain





Table 4.1: Characteristics of the InAs Quantum dot derived from the diamond slopes. N 
refers to number of electrons trapped on the quantum dot. The third diamond was not 
characterized due to noise. Once the tunneling and gate capacitances are known, the 





Chapter 5: Silicon Single Electron Transistor 
 
 
A number of physical implementations for qubits have been proposed and 
investigated as the bases for quantum computing.56 As was noted in the 4.1, Solid state 
implementations have potential in upscaling to large numbers of qubits and quantum 
gates. In particular, the two Zeeman states of an electron spin in a semiconductor 
quantum dot (QD) present a promising qubit candidate.57 As already discussed in Chapter 
4, semiconductor SETs come in two varieties, lateral and vertical. Because of the 
fabrication techniques available, lateral arrays of quantum dots provide a better 
opportunity for upscaling when compared with vertical tunneling structures. 
In III-V compound semiconductors such as GaAs, the dominant mechanism of 
spin decoherence at low temperatures is the hyperfine interaction, where an electron spin 
couples to the randomly oriented nuclear spins of the surrounding atoms in the crystal 
lattice. Currently, electron spin coherence times have been measured in compound 
semiconductor quantum dots to be roughly 10ns and can be improved by a microwave 
pulsing technique, known as spin-echo, to be 1µs.63 One electron confined in a silicon 
QD is expected to have a spin coherence time many orders of magnitudes longer than that 




In principle, lateral quantum dots in silicon could potentially be incorporated into 
the existing large-scale integrated circuits using current CMOS processing techniques. 
Nonetheless, there are considerable challenges in fabrication of quantum dots in silicon. 




efforts have focused on the depletion-mode field effect transistor (FET) scheme, using 
SOI (silicon-on-insulator)73 wafers and Si/SiGe quantum well structures.74, 75, 76 In these 
approaches, the as-grown sample already contains two-dimensional electrons (2DEG) 
from donors in the system prior to nano-fabrication. The surface Schottky gates or in-
plane side-gates are used to define quantum dots and to deplete electrons in QDs from 
many down to one. Although this depletion-mode approach is reliably applied in the 
GaAs single electron transistors,77 the fabrication of silicon based SETs still suffers from 
problems that stem from material properties. For example, gate leakage current due to 
dislocations in Si/SiGe quantum wells frequently disrupts the single electron transport. In 
SOI approach, the defects at the silicon/buried oxide interface cause strong localization of 
electrons and result in a noisy environment.   
In view of the great promise of silicon for quantum computing, we have 
developed an enhancement-mode silicon SET. In this chapter we report demonstration of 
a metal-oxide-semiconductor single electron transistor (MOS-SET) which could be 
useful for spin quantum computation in silicon. Due to its unique structure, the MOS-
SET avoids many of the existing materials problems in other silicon SET structures. 
 
5.2 Silicon SET Device Structure 
Our ultimate objective is to confine single electrons in an environment with a 
minimal concentration of impurities. In order to precisely define the location of a single 
spin and to consistently control the shape of the confinement potential by gating, the 
sample system should be free of random potential variations resulting from ionized 




decoherence caused by hyperfine interaction with impurity nuclei. To achieve this goal, 
high purity, isotopically enriched silicon wafers should be used, removing impurity 
scattering and potential variations from donors.  
But at cryogenic temperature, high purity wafers become non-conducting, due to 
the lack of thermally generated carriers. Because of the non-conducting initial state of our 
devices, we employ a bilayer-gated configuration to fabricate enhancement-mode MOS-
SETs. As illustrated in Fig. 5.1, the top-gate, which laterally overlaps the ohmic contact 
regions, induces 2D electrons at the silicon/thermal oxide interface similar to an 
enhancement mode FET.79 In addition, multiple metal side-gates, located below the top-
gate and above the thermal oxide, are used to screen the electric field from the top-gate, 
depleting only the electrons below the side-gates. Proper biasing to these gates defines 
the potential profile of an SET, including the source and drain leads, two tunneling 
barriers, and the quantum dot in between. This bilayer design offers the flexibility in 
device layout and allows independent control over the 2D electron density, the tunneling 
conductance and the electron population in the quantum dot.  
 
5.3 Silicon Ohmic contacts 
Our design requires doped ohmic contacts that serve as the SET source and drain. 
Before implantation we simulated the conditions necessary to produce a degenerately 
doped ohmic contact using a shareware program called SRIM.80 Using a model of silicon 
with a 27nm SiO2 layer on the surface we modeled the implant profile for many different 
implant energies. We wanted an implant depth that placed the majority of the dopants 




profile. Figure 5.2 shows the 40keV SRIM simulation. Ohmic contacts were 
characterized by implanting phosphorous in a Hall bar pattern with implant energies of 
20, 30 and 40keV, at a density of 7×1014 dopants/cm2, and a 7° implant angle, through a 
27nm sacrificial oxide layer on the silicon surface. The recipe targets a dopant density of 
7×1018/cm3, which is well above the Silicon metal insulator transition. Degenerate doping 
of the ohmic contacts causes them to conduct at 4.2K. Samples were annealed at 1000°C 
and measured at 4.2K. It was determined that the 40keV recipe was the best because it 
provided the lowest sheet resistivity of 63Ω/square.  
 
5.4 Characterization of the BCB Dielectric 
For the dielectric between the SET side-gates and top-gate we chose to use a spin 
on dielectric called Benzocyclobutene (BCB). BCB can withstand an electric field of 
5.6×106 V/cm at room temperature.81 However, BCB has never been tested at 4.2K and it 
was important to verify that BCB would not leak at low temperatures or crack during 
thermal cycling. To verify these points we fabricated metal/BCB/silicon diodes for low 
temperature testing. 
BCB was spun onto 3 inch silicon wafers at 5kRPM producing a 1µm thick layer. 
The BCB was cured at 210°C for one hour in a nitrogen environment and cooled slowly 
(over several hours) to reduce stress on the BCB layer during cooling. Allowing oxygen 
into the environment during curing reduces the quality of the dielectric. Capacitors for 
characterizing BCB were formed using a shadow mask technique. The shadow mask 
technique is a quick lithography process used to make large features in a regular array. 




2mm diameter holes. When metal is evaporated onto the wafer the areas left exposed by 
the shadow mask form the top electrodes of the capacitors. The bottom contact is made 
directly to the back of the silicon wafer, and the front metal is connected to a thin gold 
wire by conductive epoxy. We choose to use epoxy since soldering might cause rapid 
heating and cooling of the dielectric, possibly creating stress and altering the dielectric 
properties.  
Using dc voltage we applied up to +/- 100V to the diodes at room temperature and 
4.2K. No dc leakage current was observed within this range. Since, the dielectric was 
approximately 1µm thick, 100V should produce an electric field of 1MV/cm 
demonstrating that BCB maintains its dielectric properties at 4.2K. A capacitance 
measurement confirms the thickness of the BCB and the low frequency dielectric 
constant of 2.65, the same as what described in the manufacturer’s specifications. 
 
5.5 Silicon Hall Bar 
According to the parallel plate capacitor concept employed in MOSFETs, when a 
positive voltage greater than the threshold voltage Vt is applied to a MOS top-gate, 
electrons will be induced at the Si/SiO2 interface. Before fabricating SETs we fabricated 
Hall bars with two dielectric layers, identical to the structure that we planned to use for 
SETs. Fabricating the Hall bars served several purposes. First we were able to verify that 
using two different dielectric layers, we could induce 2DEG and obtain an approximate 
threshold voltage. Secondly, we were able to use a fabrication process similar to but 





Hall bars were fabricated by spinning 1µm BCB on top of a silicon wafer with 
implanted ohmic contacts and a 27nm thermally grown SiO2 layer. Top-gates were 
evaporated on the surface. Finally, via holes were opened in the BCB and SiO2 to make 
contact to the silicon ohmic contacts. 
The Hall bars were measured using dc bias in common-source mode. Initially the 
Hall bars did not induce high-density 2DEG before dc leakage current was observed 
between the gate and either the source drain. It was determined that carriers leaked from 
the source or drain underneath the top-gate out through the gate bonding pad because 
carriers are induced under the entire top-gate at the Si/SiO2 interface. See Figure 5.4. In 
GaAs this problem is alleviated by forming a mesa around the devices isolating the 
quantum well from leaking to the gates. However, fabricating a mesa in silicon would not 
stop electrons from flowing out because there is no quantum well structure to etch off.  
In a MOSFET the concentration of electrons in a gated region is proportional to 
the electric field applied to the semiconductor. To reduce electron concentration in an 
area, the dielectric thickness can be increased to reduce electric field and which thereby 
reduces the electron concentration in that region. In the silicon region under the gate 
leads and away from the device region, we dry etched narrow, 0.5µm deep trenches into 
the silicon. See Figure 5.5. By spinning on our gate dielectric with a 1µm thickness, the 
trenches were completely filled producing a region under the trench with a 1.5µm thick 
dielectric rather than the 1µm thick dielectric that covers the device region. This extra-
thick dielectric region causes the electric field in the trench to be reduced and within a 




the trench blocks dc leakage current path from the 2D interface to the gate bonding pad. 
See Figure 5.6. 
Once we implemented the trench etch into the device process we were able to 
produce working Hall bars. The threshold voltage varied from device to device but was 
found to be approximately 35-40V. This variation is most likely due to non-uniformity in 
the BCB dielectric thickness. We characterized the Hall bars at 4.2K under magnetic 
field. The 2D electron concentration was tunable within a range of 4.5-5.6×1011/cm2 and 
the mobility was determined to be ~2000cm2/V-s. The mobility was much lower than 
expected. We have yet to carry out new experiment, showing that this method can indeed 
produce 2D electrons of high mobility.   
 
5.6 Silicon SET Fabrication 
Applying our design concept, we have fabricated MOS-SETs that show no 
measurable gate leakage current (<10fA) and display single electron tunneling 
phenomena. For the work reported here, we used substrates p-doped to approximately 
1015/cm3 as a proof-of-principle demonstration. Higher resistivity wafers would further 
reduce impurity-induced disorder.  
The ohmic contact patterns for the SET are long leads extending from 3µm-wide 
lines in the immediate SET device area, to the 250µm square bonding pads. Implants 
were doped with the 40keV recipe. A subsequent annealing for implant activation is 
carried out concurrently with the growth of thermal oxide. We choose to grow the 
thermal oxide at 1000°C for 20 minutes in dry oxygen and the resulting thermal oxide 




lithography, metal evaporation (aluminum and gold) and lift-off. Fig. 5.7 (a) shows an 
optical microscope picture after deposition of side-gates. Figure 5.8 is an SEM 
micrograph of the side-gates at the device center. 
After the surface gates are fabricated BCB is applied to electrically isolate the 
top-gate from the surface gates. The polymer was spun at 5kRPM and cured in a nitrogen 
environment at 210°C for 1 hour as described in section 5.4. Next the top-gate is defined 
by photolithography using negative tone resist on the top of the second layer of gate 
dielectric. See Figure 5.7 (b). Finally, via holes are opened in the BCB to expose the 
bonding pad regions of the ohmic contacts and the metal side-gates. For the exact process 
details see Appendix C. 
We encountered some difficulties fabricating silicon devices that are worth 
discussing. Although we had very specific recipes for our photolithography steps, the 
exposure time for SiO2 on silicon wafers is significantly different than either GaAs or 
InAs. Roughly 50% more UV exposure is necessary to fully expose the photoresist used 
for fabrication of gates and large features. This is because SiO2 is less reflective than 
GaAs or InAs so less backscattered UV light is produced, reducing exposure.82 After 
increasing the exposure time, development times remain unchanged because ultimately 
the total resist exposure is unchanged. 
 Each lithographic step of our process must be aligned to an alignment mark on the 
wafer defined by one or more previous lithography steps. Our concern here is that the 
oxide growth and dopant activation require high temperatures that would destroy metals 
used for alignment marks. For the MOS-SETs discussed here, we solved this problem by 




ohmic implantation and oxide regrowth. These marks are visible by optical inspection 
after multiple layers of oxide regrowth, and are still usable even after the spin on gate 
dielectric is applied. 
 
5.7 Silicon SET Transport Characteristics at 4.2K 
The MOS-SETs were characterized at 4.2K. While the source-drain, side-gates 
and the top-gate were dc biased by automated digital to analog converters, the source-
drain conductance was measured by an ac technique using a 37Hz, 0.1-1mV excitation 
voltage. The drain-source current was fed into a transimpedance amplifier with a gain of 
100Mohm, and read out by a lock-in amplifier. We first sweep the top-gate voltage (VG1) 
and monitor G56 (the conductance between ohmic contacts 5 and 6 shown in Fig. 5.9 (a)). 
The onset of strong inversion occurs at VG1 = 44V. In contrast, due to the depletion under 
the four side-gates, G21=0 for VG1 < 48V. For 50V ≤ VG1 ≤ 55V, Coulomb blockade 
oscillations dominate the G21 versus VG1 characteristics. Figure 5.9 (b) shows an example 
of the Coulomb blockade oscillations, where G21 versus the top-gate voltage is measured 
at VA=VB=VC=VD=0V and V21=8mV (source-drain dc bias). Figure 5.9 (c) presents 
another example, where the top-gate voltage is fixed, and G21 was measured against the 
sweeping side-gate voltages. Figure 5.9 (d) shows the dependence on drain bias. 
Figure 5.10 displays the stability chart of a MOS-SET. The stability chart 
produced.is a contour plot of the drain conductance (G21), versus the dc component of the 
drain-source bias (V21). For this plot the side-gate voltages were set to 0V 
(VG2=VA=VB=VC=VD=0V), while sweeping VG1. The unused ohmic leads were left open. 




contour plot shows a series of diamond-shaped blocks. A similar stability chart, shown in 
Figure 5.11 is produced by holding the top-gate VG1 =54.25V while holding two side-
gates (VG2=VA=VB=0V) and sweeping VC=VD. Finally a third stability (Figure 5.12) 
chart is produced by holding the top-gate at a fixed voltage and biasing side-gates 1-3 to 
zero volts (VA=VB=VC=0V) while sweeping the fourth side-gate VD=0 to 
-0.45V. In this stability chart fine detail including regions that represent excited electron 
states are visible. 
 
5.8 Silicon SET Analysis 
We model the SET by the equivalent circuit shown in Figure 5.13, which consists 
of a source (1), a drain (2), a QD, a top-gate (G1), and a side-gate (G2). There is 
capacitive coupling between the QD to other electrodes, including through the source 
(C1), the drain (C2), the top-gate (CG1), and the side-gates (CG2). To allow for tunneling 
current, two conductors connect the QD to the source (R1) and the drain (R2).  
Applying the “orthodox” theory to the data shown in Fig. 5.11, the half height of 
the diamond (∆V21=e/CΣ) is a measure of the charging energy EC = e
2/CΣ, where CΣ = 
C1+C2+CG1+CG2. A charging energy of 18meV is observed. The half height, the full-
width, and the two slopes defining the diamond uniquely determine the respective 
capacitances: C1 = 4.3aF, C2 = 3.4aF, CG1 = 0.08aF, and CG2 = 1.3aF. If we model the 
quantum dot as a disc with a diameter d, the obtained capacitance of our silicon quantum 
dot suggests an effective diameter of about 20nm. Here, we use CΣ = 4εd and ε=11.9 for 




be further downsized by using a thinner thermal oxide, narrower side-gates, and smaller 
gaps between side-gates.  
For qubits applications, large energy level spacing is preferred because it lessens 
the mixing of orbital states via spin-orbit coupling, and consequently, reduces spin 
dephasing. If we approximate the QD potential to be a 2D harmonic oscillator, with a 
ground state wave function spread of 20nm, the energy level spacing is ~7.8meV. 
Compared to the GaAs SETs, this energy spacing is large, despite the larger electron 
mass in silicon (0.19m0 vs. 0.067m0). The large energy spacing is mainly due to the 
smallness of our quantum dot. Note that the spin-orbit coupling in silicon is three orders 
of magnitude smaller.83 In other words, any spin dephasing mechanism via spin-orbit 
coupling84 is three orders weaker in pure silicon, leading to a much longer spin lifetime. 
On the quantum dot, we estimate that there are at most a few electrons under the 
reported operation condition. Based on the capacitive coupling between the top-gate and 
the Si/SiO2 interface, the induced 2D electron concentration is calculated to be  
1.4×1010 cm-2 per volt. The top-gate threshold voltage is 44V, indicating that at 
VG1=54.25V, (the bias used in data shown in Figure 5.10) there is only one electron per 
26nm×26nm area, which is on the same order as the size of the QD confinement The 
correctness of this estimate is also supported by the large charging energy.  
 
5.9 Silicon SET Conclusion 
In conclusion, we have demonstrated experimentally a silicon single electron 
transistor with only a few electrons in the quantum dot. Our structure does not suffer 




reported in other silicon approaches. The key features of this design include (1) the use of 
undoped substrates for removing impurity disorder that causes strong localization, and (2) 
a MOSFET-like structure, where electrons residing at the Si/SiO2 interface are induced 
and manipulated by two layers of gates. We demonstrate that the top-gate and the nano-
fabricated side-gates can be properly biased to create a single electron transistor with a 
large charging energy. Because the two layers of gates control the single electron 
population and the tunneling barriers independently, this approach provides flexibility in 
regulating the number of electrons in the quantum dot.  
Future improvements include using a lower background impurity concentration 
(e.g., < 1012/cm3) and more refined thermal oxide growth technique to further reduce the 
electron traps in the system. Ultimately, 28Si enriched substrates should be used to 
maximize electron coherence times. This work suggests that using the bilayer gating 
approach on undoped silicon, one can produce the highest possible quality, low-
dimensional electrons. Both the top-gate and the side-gates can be nano-scaled so that the 
patterned electrons at the two-dimensional interface can form one-dimensional quantum 
wires or zero-dimensional quantum dots. Because the sample system is nearly free of 
impurities, or, as low as the fabrication technology allows, the electron spin coherence 










Figure 5.1: Schematics of (a) the top view and (b) the cross sectional view of our silicon 
single electron transistor structure. In (a), the solid thick line, shaded regions, and the 
rectangular area depict the side-gates, phosphorous-implanted ohmic leads, and the 
boundary of the top-gate, respectively. The schematic potential profile along the 1-2 
direction under the single electron tunneling condition is shown as an inset (lower center) 
in (b). Arrows depict the electric field lines created by gating. The metal side-gates screen 
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Figure 5.2: SRIM simulation of the density of phosphorous atoms as a function of depth 
in silicon. The phosphorous implantation energy is 40keV, and the surface has a 27nm 













































Figure 5.3: Metal/BCB/silicon diodes formed by the shadow mask technique. The dark 
red region is exposed BCB on a p-type silicon wafer. The gold colered regions are metal 
film defined on top of the BCB layer by shadow mask. The metal/BCB/Si capacitors are 



































Figure 5.4: Schematic of the silicon Hall bar and leakage problem. If electrons are 
induced under the top-gate and the gate dielectric is of unifrom thickness, electrons will 
flow from the device to the gate bonding pad, where leakage occurs due to unavoidable 
damage caused by wirebonding or hand soldering. Typically GaAs Hall bars are 




























Figure 5.5: Trenches etched in silicon used to block gate leakage current. The top figure 
is a test run performed with different e-beam defined wire widths. The bottom figure 
shows the trenches after the top-gate has been defined but before metal evaporation. 
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Figure 5.6: Schematic of how gate leakage is blocked by forming trenches. The BCB 
spin-on dielectric in principle can planarize the wafer surface, forming a thicker layer 
locally at the trench. After the planarization process, the dielectric above the trench is 
thicker than that in the field, locally reducing the electric field intensity at the trench. 























Figure 5.7: Optical microscope images of the SET device during processing. (a) 
25µm×25µm optical micrograph of the SET side-gates after metal film evaporation and 
liftoff. Also visible are the six implanted regions. (b) 30µm×30µm image of the SET after 
the BCB layer and top-gate have been added to the SET. Gold colored regions are metal 
films. The top-gate appears slightly out of focus illustrating the 1µm height difference 


















Figure 5.8: Scanning electron micrograph of 70nm wide side-gates defined by electron-
beam lithography, taken before the top-gate is defined. The gap between neighboring 
side-gates is ~160nm. The dashed lines illustrate the depletion region under the single 
electron transistor operating condition. The circle, 20nm in diameter, depicts the location 




















Figure 5.9: (a) FET transfer characteristic through induced 2DEG under top-gate. (b) 
Transfer characteristics versus the top-gate voltage, at VA=VB=VC=VD=0V and 
V21=8mV. (c) Transfer characteristics controlled by the side-gate voltage, at VG1=54.25V 
and V21=8mV. (d) Transfer characteristics as a function of swept source-drain bias with a 
top-gate voltage of 60V. Different scans represent the side-gate biases.  From the top scan 
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Figure 5.10: The stability chart taken with all side-gates shorted to zero, and VTG is swept 
between 44.75V and 53.75V. At the top is a schematic of the measurement voltages used 
to produce the stability chart. 
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Figure 5.11: The stability chart taken with VG1 = 54.25 V. The side-gates were swept 
between −32 mV to +22 mV. The top schematic shows the measurement voltages used to 
produce the stability chart. 
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Figure 5.12: Stability diagram using a single side-gate as a “plunger.” On top is a 
schematic of the measurement technique used to produce the stability chart. The chart is 
produced by holding the top-gate at a fixed voltage and biasing side-gates 1-3 to zero 
volts (i.e. VA=VB=VC=0V) while sweeping the fourth side-gate VD=0 to 
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Chapter 6: Conclusion 
 
 I have reported our recent experimental work on three nanometer-scale quantum 
devices. With the Y-Branch Switch (YBS) we have demonstrated switching of the 
electron wavefunction in a transistor structure. Successful fabrication of a YBS requires 
producing narrow undepleted wires where the channel length is shorter than the electron 
mean free path. This is accomplished by lithographically defining ultra-small transistors 
in InAs quantum wells. One natural extension of this work would be to produce a device 
where only one individual conductance channel is occupied. In this extreme quantum 
limit, one would expect to observe a monotonic transconductance change when 
switching. Another direction would be to design experiments for verifying that the 
switching frequency of the electron wave can be as high as THz. 
 With the InAs single electron transistor (SET), we achieved the one-electron 
regime in a 20nm InAs quantum dot with an orbital energy spacing of 20meV. 
Confinement of the electron is produced by a single top-gate and no external 
measurement technique is necessary to verify the one-electron state. This work provides 
the third unique demonstration of a single confined electron in semiconductor and is the 
first such work in InAs. Future experiments with the InAs quantum dot involve the 
coupling of two one-electron quantum dots and demonstrating Rabi oscillations. 
 Finally, with the silicon MOS-SET, we proposed and demonstrated a bilayer 
gating approach to making a quantum dot in pure undoped silicon. Through transport 
measurements the quantum dot is proven to be already in the few-electron regime. Future 
research with this device involves definitive proof of a single trapped electron in silicon, 




expected to be many orders of magnitude higher than that of III-V compound 
semiconductors. Once a single electron state is demonstrated, the future experiments will 
also be to couple two one-electron quantum dots and demonstrate Rabi oscillations.  
 One last area for future research might be to combine the bilayer enhancement 
mode silicon device concept with the YBS work, to produce a coherent YBS in silicon. 
By using the enhancement mode approach single mode operation may be more easily 
achieved than in InAs. In InAs the carrier concentration is fixed due to the InAs quantum 
well doping levels and we must lithographically fabricate a device with a dimension 
small enough to produce a single mode. However, with the silicon approach we can tune 
the 2D electron concentration with the top gate, and this feature enables additional 
control of the Fermi level. Furthermore, this fabrication method might improve on 
previously studied silicon devices such as quantum point contacts, as well as leading to 









PMMA 1% in Toluene Lithography procedure For Ballistic 
Transistors (X-junction, QPC, YBS) 
Sample Preparation 
Time: ______________________ 
 Solder In dots for secondary electron emission collection and check resistance 
(approximately 3k Ohms) 
 Spin PMMA T1: 5kRPM, 45sec  
 Pre-bake: 180°C, 90 seconds on hot plate with vacuum. 
          (Actual bake temperature = __________°C, bake time = _________  ) 




1.4pt focusing : 
 Drop one drop gold solution at each corner of the sample  
 Check resistance between spring and other In dot (~ 60 ohms typical) 
 Pinhole current :  ___________ pA for CC = ____  
                                ___________ pA for CC = ____ before focusing 
 Focus at each point and run 4pt2.exe to get the fitting plane function      
2.E-beam Writing : Runfile name : ___________ .rf6 
       Line dose : __2.5nC/cm___, c-t-c = 43 Å, current ~ 12 pA 
       Point dose : __________, current ~ 10 pA  
       Area dose : _225uC/cm^2, c-t-c = 101Å, line spacing = 101 Å, current ~ 12 pA  
 Pinhole current :  ___________ pA for CC = ____  
                                ___________ pA for CC = ____ before writing 
 Check when using global correction : ___________ degree 
 Pinhole current :  ___________ pA for CC = ____ 
                                ___________ pA for CC = ____  after writing 
 
E-Beam Resist Development 
Time: ______________________ 
 Develop:  MIBK/IPA (1:3) for 35 seconds 
 Overlap Rinse: IPA 40 seconds 
 Overlap Rinse: DI water 80 seconds 
 Blow dry: compressed nitrogen gas 
 
Wet etching    Time: ____________________ 
InAs etchant (acetic acid, hydrogen peroxide and DI water=5:10:100) ~25A/sec 





InAs: ______________  Å    Time: _____5_______ sec 
AlSb/GaSb:_________ Å    Time: _____4_______ sec 
InAs: ______________  Å    Time: _____17______ sec 
 
 Alpha Step to make sure field is properly etched (Measured __________ Å) 
 
Remove Resist 
 Clean using heated Acetone 60 minutes (Actual dip time: ________ hr) + Isopropyl 
Alcohol.  No DI water to reduce oxidization. 
 
 Alpha Step to check etch depth. 
 
 
Step 2: Ohmic Bonding Pads      Date:___________     
 
I.  Sample Preparation       Time: __________________   
 Spin positive PR OiR 906-10 (1µm) at 3 krpm, 60 sec  
 Bake wafer at 90°C, 60sec 
 UV exposure using 5x stepper .With vacuum.  
     exposure time 0.16 s (check) 
     focal number  0 
     525µm thick chuck 
 Post-exposure bake at 120°C, 60 sec 
 Develop in OPD 4262 40 sec (check)  
 DI water rinse 3 min 
 
II. Evaporation  Time: ____________________ 
 Evaporate: Titanium 10nm/ Gold 200nm 
 
III. Liftoff: Using heated AcetoneCE 60min (Actual dip time: ________ hr)  +  
Isopropyl Alcohol 
 
Step 3: Field Etch      Date:___________     
 
I.  Sample Preparation       Time: __________________   
 Spin positive Photoresist OiR 906-10 (1µm) at 3 krpm, 60 sec  
 Bake wafer at 90°C, 60sec 
 UV exposure using 5x stepper .With vacuum. Mask No: 2 (2865030A00) 
     exposure time 0.17 s (check) 
     focal number  0 
 Post-exposure bake at 120°C, 60 sec 
 Develop in OPD 4262 45 sec   





II. Wet etching    Time: ____________________ 
InAs etchant (acetic acid, hydrogen peroxide and DI water=5:10:100) ~25A/sec 
GaSb etchant ( hydrogen peroxide: HF: lactic acid .5:.5:100) – 20-25A/sec 
 
InAs: ______________  Å    Time: _____5_______ sec 
AlSb/GaSb:_________ Å    Time: _____4_______ sec 
InAs: ______________  Å    Time: _____17______ sec 
 
 Alpha Step to make sure field is properly etched (Measured __________ Å) 
 
III. Cleaning: Using heated Acetone 60min (Actual dip time: ________ hr)  +  Isopropyl 
Alcohol.  
 



















Procedure for InAs SET on Composite Quantum Well 
 
Step 1: Channel and Gate Isolation Trench  
 
I.  Sample Preparation       Time: __________________   
 Solder In dots for secondary electron emission collection and check resistance 
 MAA EL11 5 krpm 60 sec (expected 380-420nm)  
 Pre-bake: 150°C, 60 sec. w/vac. (Actual Temp = ________°C,  Time = ______s ) 
 
II. E-Beam Writing     Time: ______________________ 
1. 4pt focusing : 
 Check resistance between spring and other In dot (2k Ohms typical) 
 Drop one drop gold solution at each corner of the sample  
 Global angle correction : ___________ degrees 
 Focus at each point and run 4pt2.exe to get the fitting plane function      
2. E-beam Writing : Runfile name : ___________ .rf6 (marker and alpha step)  
       Line dose : 2.5nC/cm, c-t-c = 43 Å, current ~ 12 pA 
       Area dose : 225uC/cm^2, c-t-c = 101Å, line spacing = 101 Å, current ~ 12 pA  
Actual dose : ____________________________ 
 Pinhole current :  ___________ pA for CC = ____  
                                ___________ pA for CC = ____ before writing 
 Pinhole current :  ___________ pA for CC = ____ 
                                ___________ pA for CC = ____  after writing 
 
III. Development       Time: ____________________ 
 Develop:  MIBK: IPA (1:1) 60 seconds 
 Overlap Rinse: IPA 80 seconds 
 Overlap Rinse: DI water 60 seconds; Blow dry with nitrogen gas 
 
IV. Wet etching    Time: ____________________ 
InAs Etchant  
Recipe: (acetic acid: hydrogen peroxide: DI water / 5:10:100) 
Etch Rate: 2.5nm/sec 
 
AlSb/GaSb Etchant  
Recipe: Hydrogen Peroxide: 49%Hydroflouric Acid: Lactic Acid / 0.5:0.5:100)   
Etch Rate: 2.0-2.5nm/sec  
Note: AlSb/GaSb etchant must be stirred just prior to use since the etchant is a 






InAs: ______________  Å    Time: ____________ sec 
Al/GaSb: ___________ Å    Time: ____________ sec 
InAs: ______________ Å       Time: ____________ sec 
GaSb: _____________  Å   Time: ____________ sec 
(AlSb : _________ Å) NO etching here 
comments:__________________________________________________________ 
Rinse etchant between each step and after completion with DI water 
Alpha step after each etch to verify etch depth  
 




Step 2: Ohmic Contacts and Interconnect   Date :____________ 
 
I.  Sample Preparation        Time: __________________   
 PMMA-MAA EL11 Spin: 3kRPM, 60sec (thickness ~ 570nm-600nm) 
 Pre-bake: 150°C, 60 sec. w/ vac. (Actual Temp = ________°C,  Time = ______s ) 
 
II. E-Beam Writing     Time: ______________________ 
1. 4pt focusing : 
 Check resistance between spring and other In dot (~ 2k ohms  typical) 
 Drop one drop gold solution at each corner of the sample  
 global correction : ___________ degree 
 Focus at each point and run 4pt2.exe to get the fitting plane function      
2. E-beam Writing : Runfile name : ___________ .rf6 (marker and alpha step) 
       Line dose : 2.5nC/cm, c-t-c = 43 Å, current ~ 12 pA 
       Area dose : 225uC/cm^2, c-t-c = 101Å, line spacing = 101 Å, current ~ 12 pA  
Actual dose : ____________________________ 
 Pinhole current :  ___________ pA for CC = ____  
                                ___________ pA for CC = ____ before writing 
 Pinhole current :  ___________ pA for CC = ____ 
                                ___________ pA for CC = ____  after writing 
 
III. Development       Time: ____________________ 
 
 Develop:  MIBK: IPA(1:1)   60  second 
 Overlap Rinse: IPA 80 sec 
 Overlap Rinse: DI water 60 sec 
 Blow dry: by dry nitrogen gas 
 
IV. Wet etching    Time: ____________________ 
InAs etchant (acetic acid, hydrogen peroxide and DI water=5:10:100) ~25A/sec 





InAs: ______________  Å    Time: ____________ sec 
Al/GaSb: ___________ Å    Time: ____________ sec 
Comments:__________________________________________________________ 
Rinse etchant between each step and after completion with DI water 
Alpha step after each etch to verify etch depth  
(This wet etch is performed so that the ohmic contacts can directly contact the quantum 
well without high temperature annealing) 
 
V. Evaporation  Time: ____________________ 
 
 Evaporate: Germanium 40nm/ Nickle 10nm/ Gold 200nm 
 
VI. Liftoff: Using heated Acetone 60min (Actual dip time: ________ hr)  +  Isopropyl 
Alcohal. DI water is not used because water may oxidize the AlSb substrate. 
 
Step 3: Top-gate    Name ________Date:_________________   
 
I.  Sample Preparation        Time: __________________   
 MAA EL11 3 krpm 60 sec (expected 570nm-600nm)  
 Pre-bake: 150°C, 60 sec. w/ vac. (Actual Temp = ________°C,  Time = ______s ) 
 
II. E-Beam Writing     Time: ______________________ 
1. 4pt focusing : 
 Check resistance between spring and other In dot (2Kohms typical) 
 Drop one drop gold solution at each corner of the sample  
 global correction : ___________ degree 
 Focus at each point and run 4pt2.exe to get the fitting plane function      
2. E-beam Writing : Runfile name : ___________ .rf6 
       Line dose : 2nC/cm, c-t-c = 43 Å, current ~ 12 pA 
       Area dose : 200-225uC/cm^2, c-t-c = 101Å, line spacing = 101 Å, current ~ 12 pA  
Actual dose : ____________________________ 
 Pinhole current :  ___________ pA for CC = ____  
                                ___________ pA for CC = ____ before writing 
 Pinhole current :  ___________ pA for CC = ____ 
                                ___________ pA for CC = ____  after writing 
 
 
III. Development       Time: ____________________ 
 Develop:  MIBK: IPA (1:1)  60 seconds 
 Overlap Rinse: IPA 80 seconds 
 Overlap Rinse: DI water 80 seconds 
 Blow dry: by dry nitrogen gas 
 
IV. Etch InAS : ____________________ 
 




Caliberate SiO2 thickness using test wafer and using reflectance analyzer to verify 
thickness.  The thickness cannot exceed 100nm or the dielectric will crack. 
 Evaporate: SiO2 100nm / Titanium 10nm /Gold 50nm 
 
V. Liftoff: Using heated Acetone  (Actual dip time: ________ )  +  Isopropyl Alcohol. 
DI water is not used because it may oxidize the wafer. 
 
 




Step 4: Ohmic Bonding Pads      Date:___________     
 
I.  Sample Preparation       Time: __________________   
 Spin positive PR OiR 906-10 (1µm) at 3 krpm, 60 sec  
 Bake wafer at 90°C, 60sec 
 UV exposure using 5x stepper .With vacuum.  
     exposure time 0.16 s (check) 
     focal number  0 
     525µm thick chuck 
 Post-exposure bake at 120°C, 60 sec 
 Develop in OPD 4262 40 sec (check)  
 DI water rinse 3 min 
 
II. Evaporation  Time: ____________________ 
 Evaporate: Germanium 40nm/ Nickle 10nm/ Gold 200nm 
 
III. Liftoff: Using heated ACE 60min (Actual dip time: ________ hr)  +  IPA  
 
IV. Cleaning: Using heated ACE  (Actual dip time: ________ )  +  IPA  
 
Step 5: Field Etch      Date:___________     
 
I.  Sample Preparation       Time: __________________   
 Spin positive Photoresist OiR 906-10 (1µm) at 3 krpm, 60 sec  
 Bake wafer at 90°C, 60sec 
 UV exposure using 5x stepper .With vacuum. Mask No: 2 (2865030A00) 
     exposure time 0.17 s (check) 
     focal number  0 
 Post-exposure bake at 120°C, 60 sec 
 Develop in OPD 4262 45 sec   
 DI water rinse 3 min 
 




InAs etchant (acetic acid, hydrogen peroxide and DI water=5:10:100) ~25A/sec 
GaSb etchant ( hydrogen peroxide: HF: lactic acid .5:.5:100) – 20-25A/sec 
 
InAs: ______________  Å    Time: ____________ sec 
Al/GaSb: ___________ Å    Time: ____________ sec 
InAs: ______________ Å       Time: ____________ sec 
GaSb: _____________  Å   Time: ____________ sec 
Comments:__________________________________________________________ 
 Alpha Step to make sure field is properly etched (Measured __________ Å) 
 




Step 6: Gate Bonding Pads      Date:___________     
 
I.  Sample Preparation       Time: __________________   
 Spin positive PR OiR 906-10 at 3 krpm, 60 sec  
 Bake wafer at 90°C, 60sec 
 UV exposure using 5x stepper.With vacuum.  
     exposure time 0.17 s  
     focal number  0 
 Post-exposure bake at 120°C, 60 sec 
 Develop in OPD 4262 40 sec  
 DI water rinse 3 min 
 
II. Evaporation  Time: ____________________ 
 
 Evaporate:  Titanium 10nm/ Gold 250nm 
 

















Procedure for Intrinsic Silicon Hall Bar with Electron Beam 
Defined SET 
    
Summary: EBL bottom gates with Photolithography defined top-gate on BCB with 
Silicon trenches to eliminate gate leakage current 
 
Name:__________    Sample #:_________________ Run Name: ________________   
 
Step 1: Top-gate Trenches (Device Isolation) 
 
I.  Sample Preparation       Time: __________________   
 Solder In dots for secondary electron emission collection and check resistance 
 Spin PMAA A4 5 krpm 60 sec (expected thickness 180-200nm)  
 Pre-bake resist: 180°C, 60 sec. w/vac. (Actual Temp = _____°C,  Time = ______s ) 
 
II. E-Beam Writing     Time: ______________________ 
1. 4pt focusing : 
 Check resistance between spring and other In dot (1000 ohms typical) 
 Drop one drop gold solution at each corner of the sample  
 Global angle correction : ___________ degree 
 Focus at each point and run 4pt2.exe to get the fitting plane function      
2. E-beam Writing : Runfile name : ___________ .rf6 : ___________ .rf6 : ___________ 
.rf6 : ___________ .rf6 : ___________ .rf6 (marker and alpha step)  
       Line dose : 2.5nC/cm, c-t-c = 43 Å, e-beam current ~ 12 pA 
       Area dose : 2250uC/cm^2, c-t-c = 101Å, line spacing = 101 Å, current ~ 12 pA  
Actual dose : ____________________________ 
 Pinhole current :  ___________ pA for CC = ____  
                                ___________ pA for CC = ____ before writing 
 Pinhole current :  ___________ pA for CC = ____ 
                                ___________ pA for CC = ____  after writing 
 
III. Development       Time: ____________________ 
 Develop:  MIBK: IPA(1:1)   80  seconds  
 Overlap Rinse: IPA 80 seconds    
 Overlap Rinse: DI water 80 seconds ;  
Blow dry with compressed nitrogen. 
 
V. Dry Etch  Time: ____________________ 
 Process “SI1DRH” 1 minute targeting 0.5um depth   
 
VI. Clean Resist: Acetone dip 60 minutes (Actual dip time: ________ )  +  Isopropyl 





Step 2: Surface Gates (Skip if fabricating Hall Bar) 
 
I.  Sample Preparation       Time: __________________   
 Spin MAA EL11 5 krpm 60 sec (expected 380-420nm)  
 Pre-bake: 150°C, 60 sec. w/vac. (Actual Temp = ________°C,  Time = ______s ) 
 Spin PMAA A4 5 krpm 60 sec (expected 180nm)  
 Pre-bake: 180°C, 60 sec. w/vac. (Actual Temp = ________°C,  Time = ______s ) 
 
II. E-Beam Writing     Time: ______________________ 
1. 4pt focusing : 
 Check resistance between spring and other In dot (1000ohms typical) 
 Drop one drop gold solution at each corner of the sample  
 global correction : ___________ degree 
 Focus at each point and run 4pt2.exe to get the fitting plane function      
2. E-beam Writing : Runfile name : ___________ .rf6 : ___________ .rf6 : ___________ 
.rf6 : ___________ .rf6 : ___________ .rf6 (marker and alpha step)  
       Line dose : 2nC/cm, c-t-c = 43 Å, current ~ 12 pA 
       Area dose : 200uC/cm^2, c-t-c = 101Å, line spacing = 101 Å, current ~ 12 pA  
Actual dose : ____________________________ 
 Pinhole current :  ___________ pA for CC = ____  
                                ___________ pA for CC = ____ before writing 
 Pinhole current :  ___________ pA for CC = ____ 
                                ___________ pA for CC = ____  after writing 
 
III. Development       Time: ____________________ 
 Develop:  MIBK: IPA(1:1)   80  seconds  running time (1:20) 
 Overlap Rinse: IPA 20 sec     running time (1:40) 
 Develop:  MIBK: IPA(1:2)   90  seconds   running time (3:10) 
 Overlap Rinse: IPA 80 sec   running time (4:30) 
 Overlap Rinse: DI water 30 sec ;   running time (5:00)  
Blow dry with nitrogen gas. 
 
V. Evaporation  Time: ____________________ 
 Evaporate: Process # (49)  Aluminum 60nm / Titanium 20nm/ Gold 120nm  
 
VI. Clean Resist: Acetone dip 60 minutes (Actual dip time: ________ )  +  Isopropyl 




Step 3: Surface Gate Leads   
 
I.  Sample Preparation       Time: __________________   




 Pre-bake: 120°C, 60 sec. w/vac. (Actual Temp = ________°C,  Time = ______s ) 
 
II. Photolithography     Time: ______________________ 
 UV exposure using 5x stepper .With vacuum. HB/QPC/Cross “Side-gates”:  
     exposure time: 0.74 sec 
     focal adjustment:  0 
     450µm thick Chuck 
 Post-bake: 120°C, 60 sec. w/vac. (Actual Temp = _______°C,  Time = ______s ) 
 Develop in RD-6 8 sec (this step must be performed with exact timing)  
 DI water rinse 1-2 min 
 
III. Evaporation  Time: ____________________ 
 Evaporate: Process # (9) Ti 10nm/ Au 200nm   
 
IV. Liftoff:  RR2 resist remover in beaker on hot plate heated to 100C for 10 min.  
Remove metal with DI spray, Soak another 5 min in heated RR2, Rinse 3 min with 
DI (repeat 5min soak followed by DI spray until resist is fully removed may take up 




Spin Coat and Bake BCB: 
  Spin AP3000 Adhesion Promoter: Ramp 250rpm/sec to 500RPM. Spin 500rpm for 
10sec while applying AP3000 using a fresh glass pipet; Ramp 1000RPM/sec to 3000 
RPM for 30 sec) 
  Spin BCB 3022-35 ~1.1um thick (Ramp 250rpm/sec to 500RPM. Spin 500rpm for 
10sec while applying BCB using a fresh glass pipet; Ramp 1000RPM/sec to 5000 
RPM and spin for 30 sec) 
 Bake: 210°C in N2 oven 60 min (Ramp up to 210°C in 45 min; Bake 60 minutes. 
Allow sample to cool in tube furnace by ambient heat loss. Should take roughly 4-5 
hours total.  Leave a note if overnight. 
 
 
Step 4: Top-gate Photolithography    
 
I.  Sample Preparation       Time: __________________   
 Spin NR-7 1500PY (1.5µm thick) 4000 RPM (Negative resist) 
 Pre-bake: 120°C, 60 sec. w/vac. (Actual Temp = ________°C,  Time = ______s ) 
 
II. Photolithography     Time: ______________________ 
 UV exposure using 5x stepper .With vacuum. HB/QPC/Cross “Top-gates”:  
     exposure time: 0.74 sec 
     focal adjustment:  0 
     450µm thick Chuck 




 Develop in RD-6 8 sec (this step must be performed with exact timing)  
 DI water rinse 1-2 min 
 
III. Evaporation  Time: ____________________ 
 Evaporate: Process # (9)  Ti 10nm/ Au 200nm   
 
IV. Liftoff:  RR2 resist remover in beaker on hot plate heated to 100C for 10 min.  
Remove metal with DI spray, Soak another 5 min in heated RR2, Rinse 3 min with 
DI (repeat 5min soak followed by DI spray until resist is fully removed may take up 




Step 5: Bonding Pad Via Holes      Date:___________     
 
I.  Sample Preparation       Time: __________________    
 Spin positive Photo Resist OiR 908-35 at 3 krpm, 60 sec (4µm thick) 
 Bake wafer at 90°C, 3 min 
 UV exposure using 5x stepper .With vacuum. Mask No: 2 (2865030A00) 
     exposure time 0.37sec (check) 
     focal number  0 
 Develop in OPD 4262 90 sec   
 DI water rinse 3 min 
 
II. Dry Etch  Time: ____________________ 
 
 Remove BCB using “5C20O300” for 4:30 min 
Check under optical microscope to verify that BCB is completely removed.  
 
III. Wet Etch for ohmic 
 Wet Etch BOE 6:1 for 75 seconds (no longer than 2 min or the photoresist mask will 
be compromised)  Make sure Air bubbles are gone from surface at features.   
 
IV. Clean Resist: Acetone dip 60 minutes (Actual dip time: ________ )  +  Isopropyl 
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